INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Tue Feb 25 14:23:26 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.918 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.015 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.09 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 194.738 MB.
Execute       set_directive_top top -name=top 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'tools.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling tools.cpp as C++
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang tools.cpp -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/.systemc_flag -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.287 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.284 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.987 sec.
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/.systemc_flag -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.264 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/SDA/SDA/solution1/.autopilot/db/all.directive.json -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.458 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.594 sec.
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.603 seconds; current allocated memory: 198.898 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.g.bc" "D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/FPGA/SDA/SDA/solution1/.autopilot/db/tools.g.bc D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.g.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.405 sec.
Execute       run_link_or_opt -opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.65 sec.
Execute       run_link_or_opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm D:/FPGA/SDA/SDA/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/FPGA/SDA/SDA/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/FPGA/SDA/SDA/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e 2> D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,488 Compile/Link D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,488 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,119 Unroll/Inline (step 1) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,119 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 18,970 Unroll/Inline (step 2) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,970 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,800 Unroll/Inline (step 3) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,800 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,408 Unroll/Inline (step 4) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,408 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 16,757 Array/Struct (step 1) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,757 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,266 Array/Struct (step 2) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,266 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,266 Array/Struct (step 3) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,266 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,180 Array/Struct (step 4) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,180 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,235 Array/Struct (step 5) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,235 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,198 Performance (step 1) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,198 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,096 Performance (step 2) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,096 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,096 Performance (step 3) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,096 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,087 Performance (step 4) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,087 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,379 HW Transforms (step 1) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,379 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,830 HW Transforms (step 2) D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/FPGA/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_583_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:583:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_585_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:585:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_588_4' is marked as complete unroll implied by the pipeline pragma (tools.cpp:588:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_403_6' is marked as complete unroll implied by the pipeline pragma (tools.cpp:403:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_434_8' is marked as complete unroll implied by the pipeline pragma (tools.cpp:434:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_423_7' is marked as complete unroll implied by the pipeline pragma (tools.cpp:423:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_448_9' is marked as complete unroll implied by the pipeline pragma (tools.cpp:448:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_453_10' is marked as complete unroll implied by the pipeline pragma (tools.cpp:453:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_460_11' is marked as complete unroll implied by the pipeline pragma (tools.cpp:460:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_463_12' is marked as complete unroll implied by the pipeline pragma (tools.cpp:463:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_541_14' is marked as complete unroll implied by the pipeline pragma (tools.cpp:541:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_526_13' is marked as complete unroll implied by the pipeline pragma (tools.cpp:526:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_311_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:311:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_313_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:313:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:293:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:296:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_645_5' (tools.cpp:645:20) in function 'ConvToOutStream' completely with a factor of 16 (tools.cpp:627:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_583_2' (tools.cpp:583:20) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_585_3' (tools.cpp:585:35) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_588_4' (tools.cpp:588:39) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_1' (tools.cpp:561:23) in function 'Compute' completely with a factor of 4 (tools.cpp:560:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_564_2' (tools.cpp:564:20) in function 'Compute' completely with a factor of 4 (tools.cpp:560:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_6' (tools.cpp:403:27) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_434_8' (tools.cpp:434:31) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_423_7' (tools.cpp:423:31) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_448_9' (tools.cpp:448:31) in function 'PE' completely with a factor of 3 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_453_10' (tools.cpp:453:32) in function 'PE' completely with a factor of 3 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_460_11' (tools.cpp:460:28) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_463_12' (tools.cpp:463:21) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_541_14' (tools.cpp:541:36) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_526_13' (tools.cpp:526:32) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_366_3' (tools.cpp:366:23) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_4' (tools.cpp:369:20) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_2' (tools.cpp:361:23) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_356_1' (tools.cpp:356:23) in function 'PE' completely with a factor of 4 (tools.cpp:327:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_311_2' (tools.cpp:311:20) in function 'MuxWeightStream' completely with a factor of 4 (tools.cpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_313_3' (tools.cpp:313:31) in function 'MuxWeightStream' completely with a factor of 4 (tools.cpp:306:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_2' (tools.cpp:293:27) in function 'MMWeightToArray' completely with a factor of 4 (tools.cpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_296_3' (tools.cpp:296:31) in function 'MMWeightToArray' completely with a factor of 4 (tools.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'ConvertInputToStream(ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, bool, unsigned int, unsigned int, unsigned int, unsigned int)' into 'top(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)' (top.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SamePadding(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, unsigned int, unsigned int, unsigned int, unsigned int, bool)' into 'top(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)' (top.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ConvertInputToArray(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<32>, 0> (*) [4], unsigned int, bool)' into 'top(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)' (top.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'MMWeightToArray(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<32>, 0> (*) [4], unsigned int, bool)' into 'top(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)' (top.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'Compute(hls::stream<ap_uint<32>, 0> (*) [4], hls::stream<ap_uint<32>, 0> (*) [4], hls::stream<ap_uint<32>, 0> (*) [4][4], unsigned int, unsigned int, bool)' into 'top(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)' (top.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'data_W_reg': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (tools.cpp:338:12)
INFO: [HLS 214-248] Applying array_partition to 'psum': Complete partitioning on dimension 2. (tools.cpp:630:16)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:52:25)
INFO: [HLS 214-248] Applying array_partition to 'fifo_conv_w': Complete partitioning on dimension 1. (top.cpp:58:26)
INFO: [HLS 214-248] Applying array_partition to 'Conv_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:65:25)
INFO: [HLS 214-248] Applying array_partition to 'MM_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:71:25)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:77:25)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_O': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (top.cpp:83:22)
INFO: [HLS 214-248] Applying array_partition to 'fifo_CONV3_ACC': Complete partitioning on dimension 1. (top.cpp:91:22)
INFO: [HLS 214-248] Applying array_partition to 'MM_OUT': Complete partitioning on dimension 1. (top.cpp:95:22)
INFO: [HLS 214-248] Applying array_partition to 'CONV3_OUT': Complete partitioning on dimension 1. (top.cpp:101:21)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_642_4> at tools.cpp:642:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_613_10> at tools.cpp:613:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_271_2> at tools.cpp:271:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_4> at tools.cpp:62:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_192_1> at tools.cpp:192:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_106_1> at top.cpp:106:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_2> at top.cpp:113:20 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:204:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:207:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_274_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:274:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_2' (tools.cpp:204:27) in function 'top' completely with a factor of 4 (top.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_3' (tools.cpp:207:31) in function 'top' completely with a factor of 4 (top.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_274_3' (tools.cpp:274:31) in function 'ConvWeightToArray' completely with a factor of 4 (tools.cpp:262:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_229_4'(tools.cpp:229:20) has been inferred on bundle 'CONV_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:229:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_249_7'(tools.cpp:249:20) has been inferred on bundle 'MM_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:249:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_17_4'(tools.cpp:17:19) has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_36_7'(tools.cpp:36:19) has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:36:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/FPGA/SDA/SDA/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.426 seconds; current allocated memory: 202.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 202.426 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.203 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 214.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.614 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'top' (top.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 222.152 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/FPGA/SDA/SDA/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tools.cpp:414:26) to (tools.cpp:421:13) in function 'PE'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (tools.cpp:529:39) in function 'PE'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top' (top.cpp:3:14)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (tools.cpp:378:13)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ConvertToOutStream' (tools.cpp:572:48)...48 expression(s) balanced.
Command         transform done; 0.435 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.666 seconds; current allocated memory: 254.637 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_3'(tools.cpp:14:19) and 'VITIS_LOOP_17_4'(tools.cpp:17:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_11_2'(tools.cpp:11:19) and 'VITIS_LOOP_14_3'(tools.cpp:14:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_6'(tools.cpp:33:19) and 'VITIS_LOOP_36_7'(tools.cpp:36:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_5'(tools.cpp:30:26) and 'VITIS_LOOP_33_6'(tools.cpp:33:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_3'(tools.cpp:59:19) and 'VITIS_LOOP_62_4'(tools.cpp:62:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_2'(tools.cpp:56:19) and 'VITIS_LOOP_59_3'(tools.cpp:59:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_226_3'(tools.cpp:226:35) and 'VITIS_LOOP_229_4'(tools.cpp:229:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_224_2'(tools.cpp:224:20) and 'VITIS_LOOP_226_3'(tools.cpp:226:35) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_221_1'(tools.cpp:221:27) and 'VITIS_LOOP_224_2'(tools.cpp:224:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_246_6'(tools.cpp:246:20) and 'VITIS_LOOP_249_7'(tools.cpp:249:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_611_9'(tools.cpp:611:43) and 'VITIS_LOOP_613_10'(tools.cpp:613:48) in function 'ConvertToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_607_7'(tools.cpp:607:20) and 'VITIS_LOOP_609_8'(tools.cpp:609:39) in function 'ConvertToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_604_6'(tools.cpp:604:20) and 'VITIS_LOOP_607_7'(tools.cpp:607:20) in function 'ConvertToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_639_3'(tools.cpp:639:20) and 'VITIS_LOOP_642_4'(tools.cpp:642:20) in function 'ConvToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_633_1'(tools.cpp:633:20) and 'VITIS_LOOP_636_2'(tools.cpp:636:20) in function 'ConvToOutStream' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_3' (tools.cpp:14:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (tools.cpp:11:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (tools.cpp:8:25) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_6' (tools.cpp:33:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_5' (tools.cpp:30:26) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (tools.cpp:59:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_2' (tools.cpp:56:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (tools.cpp:53:22) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_1' (tools.cpp:107:23) in function 'Sliding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_3' (tools.cpp:226:35) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_2' (tools.cpp:224:20) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_221_1' (tools.cpp:221:27) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_246_6' (tools.cpp:246:20) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_243_5' (tools.cpp:243:27) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_611_9' (tools.cpp:611:43) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_609_8' (tools.cpp:609:39) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_607_7' (tools.cpp:607:20) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_604_6' (tools.cpp:604:20) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_601_5' (tools.cpp:601:27) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_268_1' (tools.cpp:268:23) in function 'ConvWeightToArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_639_3' (tools.cpp:639:20) in function 'ConvToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_636_2' (tools.cpp:636:20) in function 'ConvToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_633_1' (tools.cpp:633:20) in function 'ConvToOutStream'.
Execute           auto_get_db
Command         transform done; 1.721 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.722 seconds; current allocated memory: 475.227 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.284 sec.
Command     elaborate done; 18.329 sec.
Execute     ap_eval exec zip -j D:/FPGA/SDA/SDA/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_' to 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_' to 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s'.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_113_2 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_106_1 
Execute       preproc_iomode -model ConvToOutStream 
Execute       preproc_iomode -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       preproc_iomode -model ConvertToOutStream 
Execute       preproc_iomode -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       preproc_iomode -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       preproc_iomode -model PE 
Execute       preproc_iomode -model PE_Pipeline_VITIS_LOOP_378_5 
Execute       preproc_iomode -model MuxWeightStream 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_288_1 
Execute       preproc_iomode -model ConvWeightToArray 
Execute       preproc_iomode -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       preproc_iomode -model ConvertWeightToStream 
Execute       preproc_iomode -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       preproc_iomode -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_192_1 
Execute       preproc_iomode -model Sliding 
Execute       preproc_iomode -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       preproc_iomode -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 ...
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       apply_spec_resource_limit Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
INFO-FLOW: Configuring Module : Sliding ...
Execute       set_default_model Sliding 
Execute       apply_spec_resource_limit Sliding 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_192_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_192_1 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_192_1 
INFO-FLOW: Configuring Module : ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       apply_spec_resource_limit ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
INFO-FLOW: Configuring Module : ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       apply_spec_resource_limit ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
INFO-FLOW: Configuring Module : ConvertWeightToStream ...
Execute       set_default_model ConvertWeightToStream 
Execute       apply_spec_resource_limit ConvertWeightToStream 
INFO-FLOW: Configuring Module : ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ...
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       apply_spec_resource_limit ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
INFO-FLOW: Configuring Module : ConvWeightToArray ...
Execute       set_default_model ConvWeightToArray 
Execute       apply_spec_resource_limit ConvWeightToArray 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_288_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_288_1 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_288_1 
INFO-FLOW: Configuring Module : MuxWeightStream ...
Execute       set_default_model MuxWeightStream 
Execute       apply_spec_resource_limit MuxWeightStream 
INFO-FLOW: Configuring Module : PE_Pipeline_VITIS_LOOP_378_5 ...
Execute       set_default_model PE_Pipeline_VITIS_LOOP_378_5 
Execute       apply_spec_resource_limit PE_Pipeline_VITIS_LOOP_378_5 
INFO-FLOW: Configuring Module : PE ...
Execute       set_default_model PE 
Execute       apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       apply_spec_resource_limit ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
INFO-FLOW: Configuring Module : ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       apply_spec_resource_limit ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
INFO-FLOW: Configuring Module : ConvertToOutStream ...
Execute       set_default_model ConvertToOutStream 
Execute       apply_spec_resource_limit ConvertToOutStream 
INFO-FLOW: Configuring Module : ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ...
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       apply_spec_resource_limit ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
INFO-FLOW: Configuring Module : ConvToOutStream ...
Execute       set_default_model ConvToOutStream 
Execute       apply_spec_resource_limit ConvToOutStream 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_106_1 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_113_2 
Execute       apply_spec_resource_limit top_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 ...
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       cdfg_preprocess -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       rtl_gen_preprocess Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
INFO-FLOW: Preprocessing Module: Sliding ...
Execute       set_default_model Sliding 
Execute       cdfg_preprocess -model Sliding 
Execute       rtl_gen_preprocess Sliding 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_192_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_192_1 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_192_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_192_1 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       cdfg_preprocess -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       cdfg_preprocess -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream ...
Execute       set_default_model ConvertWeightToStream 
Execute       cdfg_preprocess -model ConvertWeightToStream 
Execute       rtl_gen_preprocess ConvertWeightToStream 
INFO-FLOW: Preprocessing Module: ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ...
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       cdfg_preprocess -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       rtl_gen_preprocess ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
INFO-FLOW: Preprocessing Module: ConvWeightToArray ...
Execute       set_default_model ConvWeightToArray 
Execute       cdfg_preprocess -model ConvWeightToArray 
Execute       rtl_gen_preprocess ConvWeightToArray 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_288_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_288_1 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_288_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_288_1 
INFO-FLOW: Preprocessing Module: MuxWeightStream ...
Execute       set_default_model MuxWeightStream 
Execute       cdfg_preprocess -model MuxWeightStream 
Execute       rtl_gen_preprocess MuxWeightStream 
INFO-FLOW: Preprocessing Module: PE_Pipeline_VITIS_LOOP_378_5 ...
Execute       set_default_model PE_Pipeline_VITIS_LOOP_378_5 
Execute       cdfg_preprocess -model PE_Pipeline_VITIS_LOOP_378_5 
Execute       rtl_gen_preprocess PE_Pipeline_VITIS_LOOP_378_5 
INFO-FLOW: Preprocessing Module: PE ...
Execute       set_default_model PE 
Execute       cdfg_preprocess -model PE 
Execute       rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       cdfg_preprocess -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
INFO-FLOW: Preprocessing Module: ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       cdfg_preprocess -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
INFO-FLOW: Preprocessing Module: ConvertToOutStream ...
Execute       set_default_model ConvertToOutStream 
Execute       cdfg_preprocess -model ConvertToOutStream 
Execute       rtl_gen_preprocess ConvertToOutStream 
INFO-FLOW: Preprocessing Module: ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ...
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       cdfg_preprocess -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       rtl_gen_preprocess ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
INFO-FLOW: Preprocessing Module: ConvToOutStream ...
Execute       set_default_model ConvToOutStream 
Execute       cdfg_preprocess -model ConvToOutStream 
Execute       rtl_gen_preprocess ConvToOutStream 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_106_1 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model top_Pipeline_VITIS_LOOP_113_2 
Execute       cdfg_preprocess -model top_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       schedule -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 482.176 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.
Execute       set_default_model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       bind -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 483.371 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       schedule -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 484.266 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.
Execute       set_default_model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       bind -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 484.371 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       schedule -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 484.758 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.
Execute       set_default_model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       bind -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 485.027 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       schedule -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1_VITIS_LOOP_110_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_107_1_VITIS_LOOP_110_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 487.602 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.sched.adb -f 
INFO-FLOW: Finish scheduling Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       bind -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 487.832 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.bind.adb -f 
INFO-FLOW: Finish binding Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sliding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sliding 
Execute       schedule -model Sliding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 487.988 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.sched.adb -f 
INFO-FLOW: Finish scheduling Sliding.
Execute       set_default_model Sliding 
Execute       bind -model Sliding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 488.039 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.bind.adb -f 
INFO-FLOW: Finish binding Sliding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_192_1 
Execute       schedule -model top_Pipeline_VITIS_LOOP_192_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 488.332 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_192_1.
Execute       set_default_model top_Pipeline_VITIS_LOOP_192_1 
Execute       bind -model top_Pipeline_VITIS_LOOP_192_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 488.770 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_192_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       schedule -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 489.336 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_.
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       bind -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 489.418 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       schedule -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 490.418 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_.
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       bind -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 490.480 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream 
Execute       schedule -model ConvertWeightToStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 490.676 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream.
Execute       set_default_model ConvertWeightToStream 
Execute       bind -model ConvertWeightToStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 490.844 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       schedule -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1_VITIS_LOOP_271_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_268_1_VITIS_LOOP_271_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 491.254 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.sched.adb -f 
INFO-FLOW: Finish scheduling ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       bind -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 491.566 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.bind.adb -f 
INFO-FLOW: Finish binding ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvWeightToArray 
Execute       schedule -model ConvWeightToArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 491.844 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.sched.adb -f 
INFO-FLOW: Finish scheduling ConvWeightToArray.
Execute       set_default_model ConvWeightToArray 
Execute       bind -model ConvWeightToArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 492.070 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.bind.adb -f 
INFO-FLOW: Finish binding ConvWeightToArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_288_1 
Execute       schedule -model top_Pipeline_VITIS_LOOP_288_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_288_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 492.348 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_288_1.
Execute       set_default_model top_Pipeline_VITIS_LOOP_288_1 
Execute       bind -model top_Pipeline_VITIS_LOOP_288_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 492.477 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_288_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MuxWeightStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MuxWeightStream 
Execute       schedule -model MuxWeightStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_307_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 493.379 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.sched.adb -f 
INFO-FLOW: Finish scheduling MuxWeightStream.
Execute       set_default_model MuxWeightStream 
Execute       bind -model MuxWeightStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 494.047 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.bind.adb -f 
INFO-FLOW: Finish binding MuxWeightStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_Pipeline_VITIS_LOOP_378_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_Pipeline_VITIS_LOOP_378_5 
Execute       schedule -model PE_Pipeline_VITIS_LOOP_378_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=out_tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=out_tmp_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=out_tmp_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=out_tmp_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln497_16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_378_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.471 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 501.188 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.sched.adb -f 
INFO-FLOW: Finish scheduling PE_Pipeline_VITIS_LOOP_378_5.
Execute       set_default_model PE_Pipeline_VITIS_LOOP_378_5 
Execute       bind -model PE_Pipeline_VITIS_LOOP_378_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 501.215 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.bind.adb -f 
INFO-FLOW: Finish binding PE_Pipeline_VITIS_LOOP_378_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE 
Execute       schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 501.215 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute       set_default_model PE 
Execute       bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 501.242 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       schedule -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 508.934 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       bind -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 509.094 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream_Pipeline_VITIS_LOOP_579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       schedule -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_579_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_579_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 509.133 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       bind -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 509.270 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream 
Execute       schedule -model ConvertToOutStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 509.504 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream.
Execute       set_default_model ConvertToOutStream 
Execute       bind -model ConvertToOutStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 510.977 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       schedule -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 516.223 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       bind -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 516.469 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.bind.adb -f 
INFO-FLOW: Finish binding ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvToOutStream 
Execute       schedule -model ConvToOutStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 516.551 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvToOutStream.
Execute       set_default_model ConvToOutStream 
Execute       bind -model ConvToOutStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 516.684 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.bind.adb -f 
INFO-FLOW: Finish binding ConvToOutStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_106_1 
Execute       schedule -model top_Pipeline_VITIS_LOOP_106_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 517.996 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_106_1.
Execute       set_default_model top_Pipeline_VITIS_LOOP_106_1 
Execute       bind -model top_Pipeline_VITIS_LOOP_106_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 517.996 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_106_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_Pipeline_VITIS_LOOP_113_2 
Execute       schedule -model top_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.382 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 521.719 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_113_2.
Execute       set_default_model top_Pipeline_VITIS_LOOP_113_2 
Execute       bind -model top_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 522.293 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.244 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 526.285 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 528.438 MB.
Execute       syn_report -verbosereport -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       rtl_gen_preprocess Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       rtl_gen_preprocess Sliding 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_192_1 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ 
Execute       rtl_gen_preprocess ConvertWeightToStream 
Execute       rtl_gen_preprocess ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       rtl_gen_preprocess ConvWeightToArray 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_288_1 
Execute       rtl_gen_preprocess MuxWeightStream 
Execute       rtl_gen_preprocess PE_Pipeline_VITIS_LOOP_378_5 
Execute       rtl_gen_preprocess PE 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       rtl_gen_preprocess ConvertToOutStream 
Execute       rtl_gen_preprocess ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       rtl_gen_preprocess ConvToOutStream 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess top_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7' pipeline 'VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 531.090 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 533.520 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 535.695 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2' pipeline 'VITIS_LOOP_107_1_VITIS_LOOP_110_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_13ns_13s_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_13ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2'.
INFO: [RTMG 210-278] Implementing memory 'top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 538.727 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       gen_rtl Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
Execute       syn_report -csynth -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.adb 
Execute       db_write -model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sliding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Sliding -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sliding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 542.469 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sliding -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_Sliding 
Execute       gen_rtl Sliding -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_Sliding 
Execute       syn_report -csynth -model Sliding -o D:/FPGA/SDA/SDA/solution1/syn/report/Sliding_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Sliding -o D:/FPGA/SDA/SDA/solution1/syn/report/Sliding_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Sliding -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Sliding -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.adb 
Execute       db_write -model Sliding -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Sliding -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_192_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_192_1' pipeline 'VITIS_LOOP_192_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 543.559 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_192_1 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_192_1 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_192_1 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_192_1 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_192_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_192_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_192_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_192_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_192_1 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_192_1 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_192_1 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_192_1 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s' pipeline 'VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 544.734 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s 
Execute       syn_report -csynth -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.adb 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s' pipeline 'VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 547.258 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s 
Execute       syn_report -csynth -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.adb 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_64ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 550.539 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream 
Execute       gen_rtl ConvertWeightToStream -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream 
Execute       syn_report -csynth -model ConvertWeightToStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertWeightToStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.adb 
Execute       db_write -model ConvertWeightToStream -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2' pipeline 'VITIS_LOOP_268_1_VITIS_LOOP_271_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 552.258 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       gen_rtl ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
Execute       syn_report -csynth -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.adb 
Execute       db_write -model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvWeightToArray -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvWeightToArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 553.680 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvWeightToArray -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvWeightToArray 
Execute       gen_rtl ConvWeightToArray -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvWeightToArray 
Execute       syn_report -csynth -model ConvWeightToArray -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvWeightToArray_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvWeightToArray -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvWeightToArray_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvWeightToArray -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvWeightToArray -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.adb 
Execute       db_write -model ConvWeightToArray -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvWeightToArray -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_288_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_288_1' pipeline 'VITIS_LOOP_288_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 554.824 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_288_1 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_288_1 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_288_1 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_288_1 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_288_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_288_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_288_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_288_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_288_1 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_288_1 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_288_1 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_288_1 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MuxWeightStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MuxWeightStream -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MuxWeightStream' pipeline 'VITIS_LOOP_307_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MuxWeightStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 557.148 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MuxWeightStream -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_MuxWeightStream 
Execute       gen_rtl MuxWeightStream -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_MuxWeightStream 
Execute       syn_report -csynth -model MuxWeightStream -o D:/FPGA/SDA/SDA/solution1/syn/report/MuxWeightStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model MuxWeightStream -o D:/FPGA/SDA/SDA/solution1/syn/report/MuxWeightStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model MuxWeightStream -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model MuxWeightStream -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.adb 
Execute       db_write -model MuxWeightStream -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MuxWeightStream -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_Pipeline_VITIS_LOOP_378_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_Pipeline_VITIS_LOOP_378_5 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_Pipeline_VITIS_LOOP_378_5' pipeline 'VITIS_LOOP_378_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32s_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_Pipeline_VITIS_LOOP_378_5'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 565.191 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_Pipeline_VITIS_LOOP_378_5 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_PE_Pipeline_VITIS_LOOP_378_5 
Execute       gen_rtl PE_Pipeline_VITIS_LOOP_378_5 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_PE_Pipeline_VITIS_LOOP_378_5 
Execute       syn_report -csynth -model PE_Pipeline_VITIS_LOOP_378_5 -o D:/FPGA/SDA/SDA/solution1/syn/report/PE_Pipeline_VITIS_LOOP_378_5_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model PE_Pipeline_VITIS_LOOP_378_5 -o D:/FPGA/SDA/SDA/solution1/syn/report/PE_Pipeline_VITIS_LOOP_378_5_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model PE_Pipeline_VITIS_LOOP_378_5 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model PE_Pipeline_VITIS_LOOP_378_5 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.adb 
Execute       db_write -model PE_Pipeline_VITIS_LOOP_378_5 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_Pipeline_VITIS_LOOP_378_5 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 577.945 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_PE 
Execute       gen_rtl PE -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_PE 
Execute       syn_report -csynth -model PE -o D:/FPGA/SDA/SDA/solution1/syn/report/PE_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model PE -o D:/FPGA/SDA/SDA/solution1/syn/report/PE_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model PE -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model PE -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.adb 
Execute       db_write -model PE -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V' pipeline 'VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 580.012 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
Execute       syn_report -csynth -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.adb 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream_Pipeline_VITIS_LOOP_579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertToOutStream_Pipeline_VITIS_LOOP_579_1' pipeline 'VITIS_LOOP_579_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream_Pipeline_VITIS_LOOP_579_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 590.145 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
Execute       syn_report -csynth -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.adb 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_36ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 596.504 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream 
Execute       gen_rtl ConvertToOutStream -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream 
Execute       syn_report -csynth -model ConvertToOutStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvertToOutStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.adb 
Execute       db_write -model ConvertToOutStream -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI' pipeline 'VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_1_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_2_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_3_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_4_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_5_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_6_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_7_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_8_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_9_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_10_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_11_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_12_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_13_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_14_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_psum_15_RAM_AUTO_1R1W' to 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VqcK' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI'.
INFO: [RTMG 210-278] Implementing memory 'top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb' using auto RAMs.
Command       create_rtl_model done; 0.272 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 602.648 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       gen_rtl ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
Execute       syn_report -csynth -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.adb 
Execute       db_write -model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvToOutStream -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_96ns_124_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvToOutStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 612.727 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvToOutStream -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_ConvToOutStream 
Execute       gen_rtl ConvToOutStream -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_ConvToOutStream 
Execute       syn_report -csynth -model ConvToOutStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvToOutStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvToOutStream -o D:/FPGA/SDA/SDA/solution1/syn/report/ConvToOutStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvToOutStream -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvToOutStream -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.adb 
Execute       db_write -model ConvToOutStream -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvToOutStream -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_106_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_106_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 614.457 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_106_1 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_106_1 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_106_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_106_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_106_1 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_106_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_106_1 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_106_1 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_106_1 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_106_1 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_Pipeline_VITIS_LOOP_113_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 618.621 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top_top_Pipeline_VITIS_LOOP_113_2 
Execute       gen_rtl top_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top_top_Pipeline_VITIS_LOOP_113_2 
Execute       syn_report -csynth -model top_Pipeline_VITIS_LOOP_113_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_113_2 -o D:/FPGA/SDA/SDA/solution1/syn/report/top_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_113_2 -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model top_Pipeline_VITIS_LOOP_113_2 -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.adb 
Execute       db_write -model top_Pipeline_VITIS_LOOP_113_2 -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_Pipeline_VITIS_LOOP_113_2 -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/CONV_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/MM_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Conv_MM_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Conv_Weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/MM_Weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'R', 'C', 'N', 'M', 'K', 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'Conv_MM_A', 'Conv_Weight' and 'MM_Weight' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_92ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_28ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_60ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_a_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mm_a_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_samepad_U(top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_sild_U(top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_16_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_17_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_18_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_19_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_20_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_21_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_22_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_23_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_24_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_25_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_26_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_27_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_28_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_29_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_30_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_1_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_2_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_3_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_mm_w_U(top_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_16_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_17_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_18_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_19_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_20_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_21_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_22_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_23_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_24_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_25_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_26_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_27_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_28_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_29_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_30_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_31_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_32_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_33_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_34_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_35_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_36_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_37_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_38_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_39_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_40_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_41_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_42_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_43_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_44_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_45_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_46_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_47_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_48_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_49_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_50_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_51_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_52_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_53_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_54_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_55_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_56_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_57_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_58_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_59_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_60_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_61_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_62_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_63_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_16_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_17_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_18_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_19_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_20_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_21_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_22_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_23_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_24_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_25_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_26_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_27_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_28_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_29_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_30_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_31_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_32_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_33_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_34_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_35_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_36_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_37_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_38_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_39_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_40_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_41_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_42_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_43_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_44_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_45_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_46_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_47_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_48_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_49_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_50_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_51_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_52_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_53_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_54_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_55_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_56_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_57_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_58_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_59_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_60_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_61_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_62_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_63_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_1_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_2_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_3_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_4_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_5_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_6_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_7_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_8_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_9_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_10_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_11_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_12_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_13_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_14_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_15_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_16_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_17_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_18_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_19_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_20_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_21_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_22_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_23_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_24_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_25_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_26_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_27_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_28_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_29_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_30_U(top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_31_U(top_fifo_w32_d32_S)' using Shift Registers.
Command       create_rtl_model done; 3.975 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.193 seconds; current allocated memory: 639.621 MB.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o D:/FPGA/SDA/SDA/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o D:/FPGA/SDA/SDA/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o D:/FPGA/SDA/SDA/solution1/syn/report/top_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top -o D:/FPGA/SDA/SDA/solution1/syn/report/top_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.122 sec.
Execute       db_write -model top -f -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.adb 
Execute       db_write -model top -bindview -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top -p D:/FPGA/SDA/SDA/solution1/.autopilot/db -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.design.xml 
Execute       syn_report -csynthDesign -model top -o D:/FPGA/SDA/SDA/solution1/syn/report/csynth.rpt -MHOut D:/FPGA/SDA/SDA/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -wcfg -model top -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.protoinst 
Execute       sc_get_clocks top 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_ ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_32s_32_1_1.
INFO-FLOW: Append model top_mul_28ns_32s_32_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.compgen.tcl 
INFO-FLOW: Found component top_mul_32s_32s_32_1_1.
INFO-FLOW: Append model top_mul_32s_32s_32_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.compgen.tcl 
INFO-FLOW: Found component top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1.
INFO-FLOW: Append model top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
INFO-FLOW: Found component top_mac_muladd_13s_13s_13ns_13_4_1.
INFO-FLOW: Append model top_mac_muladd_13s_13s_13ns_13_4_1
INFO-FLOW: Found component top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Sliding] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_32ns_60_1_1.
INFO-FLOW: Append model top_mul_28ns_32ns_60_1_1
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_192_1] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.compgen.tcl 
INFO-FLOW: Found component top_mul_2ns_32s_32_1_1.
INFO-FLOW: Append model top_mul_2ns_32s_32_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWeightToStream] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_60ns_88_1_1.
INFO-FLOW: Append model top_mul_28ns_60ns_88_1_1
INFO-FLOW: Found component top_mul_28ns_64ns_92_1_1.
INFO-FLOW: Append model top_mul_28ns_64ns_92_1_1
INFO-FLOW: Found component top_mul_32ns_30ns_62_1_1.
INFO-FLOW: Append model top_mul_32ns_30ns_62_1_1
INFO-FLOW: Handling components in module [ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvWeightToArray] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_288_1] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MuxWeightStream] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE_Pipeline_VITIS_LOOP_378_5] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.compgen.tcl 
INFO-FLOW: Found component top_mul_8s_8s_16_1_1.
INFO-FLOW: Append model top_mul_8s_8s_16_1_1
INFO-FLOW: Found component top_mac_muladd_8s_8s_32s_32_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_8s_32s_32_4_1
INFO-FLOW: Found component top_mac_muladd_8s_8s_16s_17_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: Found component top_mac_muladd_8s_8s_17s_17_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: Found component top_mac_muladd_8s_8s_17s_18_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_8s_17s_18_4_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertToOutStream_Pipeline_VITIS_LOOP_579_1] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertToOutStream] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_36ns_64_1_1.
INFO-FLOW: Append model top_mul_28ns_36ns_64_1_1
INFO-FLOW: Handling components in module [ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.compgen.tcl 
INFO-FLOW: Found component top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb.
INFO-FLOW: Append model top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvToOutStream] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_96ns_124_1_1.
INFO-FLOW: Append model top_mul_28ns_96ns_124_1_1
INFO-FLOW: Found component top_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model top_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component top_mul_32ns_64ns_96_1_1.
INFO-FLOW: Append model top_mul_32ns_64ns_96_1_1
INFO-FLOW: Found component top_mul_32s_28ns_32_1_1.
INFO-FLOW: Append model top_mul_32s_28ns_32_1_1
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_106_1] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_113_2] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top] ... 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_92ns_120_1_1.
INFO-FLOW: Append model top_mul_28ns_92ns_120_1_1
INFO-FLOW: Found component top_mul_32ns_28ns_60_1_1.
INFO-FLOW: Append model top_mul_32ns_28ns_60_1_1
INFO-FLOW: Found component top_mul_32ns_60ns_92_1_1.
INFO-FLOW: Append model top_mul_32ns_60ns_92_1_1
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d32_A.
INFO-FLOW: Append model top_fifo_w128_d32_A
INFO-FLOW: Found component top_fifo_w128_d32_A.
INFO-FLOW: Append model top_fifo_w128_d32_A
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w128_d128_A.
INFO-FLOW: Append model top_fifo_w128_d128_A
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_fifo_w32_d32_S.
INFO-FLOW: Append model top_fifo_w32_d32_S
INFO-FLOW: Found component top_A_BUS_m_axi.
INFO-FLOW: Append model top_A_BUS_m_axi
INFO-FLOW: Found component top_CONV_BUS_m_axi.
INFO-FLOW: Append model top_CONV_BUS_m_axi
INFO-FLOW: Found component top_MM_BUS_m_axi.
INFO-FLOW: Append model top_MM_BUS_m_axi
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_control_r_s_axi.
INFO-FLOW: Append model top_control_r_s_axi
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4
INFO-FLOW: Append model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
INFO-FLOW: Append model Sliding
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_192_1
INFO-FLOW: Append model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s
INFO-FLOW: Append model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s
INFO-FLOW: Append model ConvertWeightToStream
INFO-FLOW: Append model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
INFO-FLOW: Append model ConvWeightToArray
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_288_1
INFO-FLOW: Append model MuxWeightStream
INFO-FLOW: Append model PE_Pipeline_VITIS_LOOP_378_5
INFO-FLOW: Append model PE
INFO-FLOW: Append model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V
INFO-FLOW: Append model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1
INFO-FLOW: Append model ConvertToOutStream
INFO-FLOW: Append model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI
INFO-FLOW: Append model ConvToOutStream
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_28ns_32s_32_1_1 top_flow_control_loop_pipe_sequential_init top_mul_32s_32s_32_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1 top_mac_muladd_13s_13s_13ns_13_4_1 top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_mul_28ns_32ns_60_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_2ns_32s_32_1_1 top_flow_control_loop_pipe_sequential_init top_mul_28ns_60ns_88_1_1 top_mul_28ns_64ns_92_1_1 top_mul_32ns_30ns_62_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_8s_8s_16_1_1 top_mac_muladd_8s_8s_32s_32_4_1 top_mac_muladd_8s_8s_16s_17_4_1 top_mac_muladd_8s_8s_17s_17_4_1 top_mac_muladd_8s_8s_17s_18_4_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_28ns_36ns_64_1_1 top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb top_flow_control_loop_pipe_sequential_init top_mul_28ns_96ns_124_1_1 top_mul_32ns_32ns_64_1_1 top_mul_32ns_64ns_96_1_1 top_mul_32s_28ns_32_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_28ns_92ns_120_1_1 top_mul_32ns_28ns_60_1_1 top_mul_32ns_60ns_92_1_1 top_fifo_w128_d128_A top_fifo_w128_d128_A top_fifo_w128_d32_A top_fifo_w128_d32_A top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w128_d128_A top_fifo_w128_d128_A top_fifo_w128_d128_A top_fifo_w128_d128_A top_fifo_w128_d128_A top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_fifo_w32_d32_S top_A_BUS_m_axi top_CONV_BUS_m_axi top_MM_BUS_m_axi top_control_s_axi top_control_r_s_axi top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 Sliding top_Pipeline_VITIS_LOOP_192_1 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 ConvWeightToArray top_Pipeline_VITIS_LOOP_288_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_378_5 PE ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI ConvToOutStream top_Pipeline_VITIS_LOOP_106_1 top_Pipeline_VITIS_LOOP_113_2 top
INFO-FLOW: Generating D:/FPGA/SDA/SDA/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_mul_28ns_32s_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
INFO-FLOW: To file: write model top_mac_muladd_13s_13s_13ns_13_4_1
INFO-FLOW: To file: write model top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_32ns_60_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_2ns_32s_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_60ns_88_1_1
INFO-FLOW: To file: write model top_mul_28ns_64ns_92_1_1
INFO-FLOW: To file: write model top_mul_32ns_30ns_62_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model top_mac_muladd_8s_8s_32s_32_4_1
INFO-FLOW: To file: write model top_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: To file: write model top_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: To file: write model top_mac_muladd_8s_8s_17s_18_4_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_36ns_64_1_1
INFO-FLOW: To file: write model top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_96ns_124_1_1
INFO-FLOW: To file: write model top_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model top_mul_32ns_64ns_96_1_1
INFO-FLOW: To file: write model top_mul_32s_28ns_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_92ns_120_1_1
INFO-FLOW: To file: write model top_mul_32ns_28ns_60_1_1
INFO-FLOW: To file: write model top_mul_32ns_60ns_92_1_1
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d32_A
INFO-FLOW: To file: write model top_fifo_w128_d32_A
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w128_d128_A
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_fifo_w32_d32_S
INFO-FLOW: To file: write model top_A_BUS_m_axi
INFO-FLOW: To file: write model top_CONV_BUS_m_axi
INFO-FLOW: To file: write model top_MM_BUS_m_axi
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_control_r_s_axi
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4
INFO-FLOW: To file: write model Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
INFO-FLOW: To file: write model Sliding
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_192_1
INFO-FLOW: To file: write model ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s
INFO-FLOW: To file: write model ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s
INFO-FLOW: To file: write model ConvertWeightToStream
INFO-FLOW: To file: write model ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
INFO-FLOW: To file: write model ConvWeightToArray
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_288_1
INFO-FLOW: To file: write model MuxWeightStream
INFO-FLOW: To file: write model PE_Pipeline_VITIS_LOOP_378_5
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V
INFO-FLOW: To file: write model ConvertToOutStream_Pipeline_VITIS_LOOP_579_1
INFO-FLOW: To file: write model ConvertToOutStream
INFO-FLOW: To file: write model ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI
INFO-FLOW: To file: write model ConvToOutStream
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model top
INFO-FLOW: Generating D:/FPGA/SDA/SDA/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/FPGA/SDA/SDA/solution1/.autopilot/db/vhdl' dstVlogDir='D:/FPGA/SDA/SDA/solution1/.autopilot/db/vlog' tclDir='D:/FPGA/SDA/SDA/solution1/.autopilot/db' modelList='top_mul_28ns_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_32s_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
top_mac_muladd_13s_13s_13ns_13_4_1
top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_32ns_60_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_2ns_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_60ns_88_1_1
top_mul_28ns_64ns_92_1_1
top_mul_32ns_30ns_62_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_8s_8s_16_1_1
top_mac_muladd_8s_8s_32s_32_4_1
top_mac_muladd_8s_8s_16s_17_4_1
top_mac_muladd_8s_8s_17s_17_4_1
top_mac_muladd_8s_8s_17s_18_4_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_36ns_64_1_1
top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_96ns_124_1_1
top_mul_32ns_32ns_64_1_1
top_mul_32ns_64ns_96_1_1
top_mul_32s_28ns_32_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_92ns_120_1_1
top_mul_32ns_28ns_60_1_1
top_mul_32ns_60ns_92_1_1
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d32_A
top_fifo_w128_d32_A
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_A_BUS_m_axi
top_CONV_BUS_m_axi
top_MM_BUS_m_axi
top_control_s_axi
top_control_r_s_axi
top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7
top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4
top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4
Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
Sliding
top_Pipeline_VITIS_LOOP_192_1
ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s
ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s
ConvertWeightToStream
ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
ConvWeightToArray
top_Pipeline_VITIS_LOOP_288_1
MuxWeightStream
PE_Pipeline_VITIS_LOOP_378_5
PE
ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V
ConvertToOutStream_Pipeline_VITIS_LOOP_579_1
ConvertToOutStream
ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI
ConvToOutStream
top_Pipeline_VITIS_LOOP_106_1
top_Pipeline_VITIS_LOOP_113_2
top
' expOnly='0'
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.compgen.tcl 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Command       ap_source done; 0.247 sec.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.compgen.tcl 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Command       ap_source done; 0.268 sec.
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 656.438 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name ConvWeightToArray
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/FPGA/SDA/SDA/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_mul_28ns_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_32s_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1
top_mac_muladd_13s_13s_13ns_13_4_1
top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_32ns_60_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_2ns_32s_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_60ns_88_1_1
top_mul_28ns_64ns_92_1_1
top_mul_32ns_30ns_62_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_8s_8s_16_1_1
top_mac_muladd_8s_8s_32s_32_4_1
top_mac_muladd_8s_8s_16s_17_4_1
top_mac_muladd_8s_8s_17s_17_4_1
top_mac_muladd_8s_8s_17s_18_4_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_36ns_64_1_1
top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_Vbkb
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_96ns_124_1_1
top_mul_32ns_32ns_64_1_1
top_mul_32ns_64ns_96_1_1
top_mul_32s_28ns_32_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_92ns_120_1_1
top_mul_32ns_28ns_60_1_1
top_mul_32ns_60ns_92_1_1
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d32_A
top_fifo_w128_d32_A
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w128_d128_A
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_fifo_w32_d32_S
top_A_BUS_m_axi
top_CONV_BUS_m_axi
top_MM_BUS_m_axi
top_control_s_axi
top_control_r_s_axi
top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7
top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4
top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4
Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
Sliding
top_Pipeline_VITIS_LOOP_192_1
ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s
ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s
ConvertWeightToStream
ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
ConvWeightToArray
top_Pipeline_VITIS_LOOP_288_1
MuxWeightStream
PE_Pipeline_VITIS_LOOP_378_5
PE
ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V
ConvertToOutStream_Pipeline_VITIS_LOOP_579_1
ConvertToOutStream
ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI
ConvToOutStream
top_Pipeline_VITIS_LOOP_106_1
top_Pipeline_VITIS_LOOP_113_2
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/Sliding.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_192_1.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_288_1.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_378_5.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/PE.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_579_1.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_106_1.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A_BUS DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CONV_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CONV_BUS DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME MM_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME MM_BUS DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST top MODULE2INSTS {top top top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 grp_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_fu_1726 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 grp_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_fu_1737 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 grp_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_fu_1752 Sliding grp_Sliding_fu_1764 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 top_Pipeline_VITIS_LOOP_192_1 grp_top_Pipeline_VITIS_LOOP_192_1_fu_1775 ConvertWeightToStream grp_ConvertWeightToStream_fu_1800 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120 ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132 ConvWeightToArray grp_ConvWeightToArray_fu_1820 ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 top_Pipeline_VITIS_LOOP_288_1 grp_top_Pipeline_VITIS_LOOP_288_1_fu_1847 MuxWeightStream grp_MuxWeightStream_fu_1870 PE {grp_PE_fu_1925 grp_PE_fu_1940 grp_PE_fu_1955 grp_PE_fu_1970 grp_PE_fu_1985 grp_PE_fu_2000 grp_PE_fu_2015 grp_PE_fu_2030 grp_PE_fu_2045 grp_PE_fu_2060 grp_PE_fu_2075 grp_PE_fu_2090 grp_PE_fu_2105 grp_PE_fu_2120 grp_PE_fu_2135 grp_PE_fu_2150} PE_Pipeline_VITIS_LOOP_378_5 {grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} ConvertToOutStream grp_ConvertToOutStream_fu_2165 ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V grp_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_fu_358 ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 grp_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_fu_620 ConvToOutStream grp_ConvToOutStream_fu_2318 ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 top_Pipeline_VITIS_LOOP_106_1 grp_top_Pipeline_VITIS_LOOP_106_1_fu_2376 top_Pipeline_VITIS_LOOP_113_2 grp_top_Pipeline_VITIS_LOOP_113_2_fu_2412} INST2MODULE {top top grp_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_fu_1726 top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 grp_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_fu_1737 top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 grp_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_fu_1752 top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 grp_Sliding_fu_1764 Sliding grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 grp_top_Pipeline_VITIS_LOOP_192_1_fu_1775 top_Pipeline_VITIS_LOOP_192_1 grp_ConvertWeightToStream_fu_1800 ConvertWeightToStream grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120 ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132 ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s grp_ConvWeightToArray_fu_1820 ConvWeightToArray grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 grp_top_Pipeline_VITIS_LOOP_288_1_fu_1847 top_Pipeline_VITIS_LOOP_288_1 grp_MuxWeightStream_fu_1870 MuxWeightStream grp_PE_fu_1925 PE grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 PE_Pipeline_VITIS_LOOP_378_5 grp_PE_fu_1940 PE grp_PE_fu_1955 PE grp_PE_fu_1970 PE grp_PE_fu_1985 PE grp_PE_fu_2000 PE grp_PE_fu_2015 PE grp_PE_fu_2030 PE grp_PE_fu_2045 PE grp_PE_fu_2060 PE grp_PE_fu_2075 PE grp_PE_fu_2090 PE grp_PE_fu_2105 PE grp_PE_fu_2120 PE grp_PE_fu_2135 PE grp_PE_fu_2150 PE grp_ConvertToOutStream_fu_2165 ConvertToOutStream grp_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_fu_358 ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V grp_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_fu_620 ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 grp_ConvToOutStream_fu_2318 ConvToOutStream grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI grp_top_Pipeline_VITIS_LOOP_106_1_fu_2376 top_Pipeline_VITIS_LOOP_106_1 grp_top_Pipeline_VITIS_LOOP_113_2_fu_2412 top_Pipeline_VITIS_LOOP_113_2} INSTDATA {top {DEPTH 1 CHILDREN {grp_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_fu_1726 grp_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_fu_1737 grp_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_fu_1752 grp_Sliding_fu_1764 grp_top_Pipeline_VITIS_LOOP_192_1_fu_1775 grp_ConvertWeightToStream_fu_1800 grp_ConvWeightToArray_fu_1820 grp_top_Pipeline_VITIS_LOOP_288_1_fu_1847 grp_MuxWeightStream_fu_1870 grp_PE_fu_1925 grp_PE_fu_1940 grp_PE_fu_1955 grp_PE_fu_1970 grp_PE_fu_1985 grp_PE_fu_2000 grp_PE_fu_2015 grp_PE_fu_2030 grp_PE_fu_2045 grp_PE_fu_2060 grp_PE_fu_2075 grp_PE_fu_2090 grp_PE_fu_2105 grp_PE_fu_2120 grp_PE_fu_2135 grp_PE_fu_2150 grp_ConvertToOutStream_fu_2165 grp_ConvToOutStream_fu_2318 grp_top_Pipeline_VITIS_LOOP_106_1_fu_2376 grp_top_Pipeline_VITIS_LOOP_113_2_fu_2412}} grp_top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_fu_1726 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4_fu_1737 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_fu_1752 {DEPTH 2 CHILDREN {}} grp_Sliding_fu_1764 {DEPTH 2 CHILDREN grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76} grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 {DEPTH 3 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_192_1_fu_1775 {DEPTH 2 CHILDREN {}} grp_ConvertWeightToStream_fu_1800 {DEPTH 2 CHILDREN {grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120 grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132}} grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120 {DEPTH 3 CHILDREN {}} grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132 {DEPTH 3 CHILDREN {}} grp_ConvWeightToArray_fu_1820 {DEPTH 2 CHILDREN grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78} grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 {DEPTH 3 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_288_1_fu_1847 {DEPTH 2 CHILDREN {}} grp_MuxWeightStream_fu_1870 {DEPTH 2 CHILDREN {}} grp_PE_fu_1925 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 {DEPTH 3 CHILDREN {}} grp_PE_fu_1940 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_1955 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_1970 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_1985 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2000 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2015 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2030 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2045 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2060 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2075 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2090 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2105 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2120 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2135 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_PE_fu_2150 {DEPTH 2 CHILDREN grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70} grp_ConvertToOutStream_fu_2165 {DEPTH 2 CHILDREN {grp_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_fu_358 grp_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_fu_620}} grp_ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V_fu_358 {DEPTH 3 CHILDREN {}} grp_ConvertToOutStream_Pipeline_VITIS_LOOP_579_1_fu_620 {DEPTH 3 CHILDREN {}} grp_ConvToOutStream_fu_2318 {DEPTH 2 CHILDREN grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168} grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 {DEPTH 3 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_106_1_fu_2376 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_VITIS_LOOP_113_2_fu_2412 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_194_p2 SOURCE tools.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_203_p2 SOURCE tools.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U1 SOURCE tools.cpp:30 VARIABLE empty_41 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_269_p2 SOURCE tools.cpp:30 VARIABLE empty_42 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_284_p2 SOURCE tools.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_304_p2 SOURCE tools.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_271_p2 SOURCE tools.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_2_fu_335_p2 SOURCE tools.cpp:11 VARIABLE r_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_2_fu_465_p2 SOURCE tools.cpp:14 VARIABLE c_2 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U11 SOURCE tools.cpp:11 VARIABLE tmp7 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U9 SOURCE tools.cpp:11 VARIABLE empty_37 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U10 SOURCE tools.cpp:14 VARIABLE empty_38 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_507_p2 SOURCE tools.cpp:14 VARIABLE empty_39 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_525_p2 SOURCE tools.cpp:14 VARIABLE empty_40 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_376_p2 SOURCE tools.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_402_p2 SOURCE tools.cpp:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_416_p2 SOURCE tools.cpp:11 VARIABLE add_ln11_1 LOOP VITIS_LOOP_8_1_VITIS_LOOP_11_2_VITIS_LOOP_14_3_VITIS_LOOP_17_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_205_p2 SOURCE tools.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_266_p2 SOURCE tools.cpp:56 VARIABLE y_2 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_302_p2 SOURCE tools.cpp:59 VARIABLE x_2 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_368_p2 SOURCE tools.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_394_p2 SOURCE tools.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_408_p2 SOURCE tools.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME row_buffer_U SOURCE tools.cpp:84 VARIABLE row_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 44 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 6144 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_387_p2 SOURCE tools.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME block_read_K_fu_761_p2 SOURCE tools.cpp:134 VARIABLE block_read_K LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 SOURCE tools.cpp:110 VARIABLE tmp LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 SOURCE tools.cpp:110 VARIABLE tmp1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31 SOURCE tools.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_457_p2 SOURCE tools.cpp:139 VARIABLE cnt_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_1_fu_476_p2 SOURCE tools.cpp:142 VARIABLE count_simd_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_1_fu_500_p2 SOURCE tools.cpp:145 VARIABLE ofm_x_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_1_fu_809_p2 SOURCE tools.cpp:148 VARIABLE k_y_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_block_read_1_fu_821_p2 SOURCE tools.cpp:151 VARIABLE current_block_read_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U32 SOURCE tools.cpp:160 VARIABLE mul_ln160 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U32 SOURCE tools.cpp:160 VARIABLE add_ln160 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_simd_2_fu_556_p2 SOURCE tools.cpp:162 VARIABLE current_line_simd_2 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_260_p2 SOURCE tools.cpp:165 VARIABLE current_line_w_2 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_271_p2 SOURCE tools.cpp:168 VARIABLE read_block_6 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_282_p2 SOURCE tools.cpp:169 VARIABLE current_block_write_2 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_4_fu_592_p2 SOURCE tools.cpp:173 VARIABLE counter_internal_block_4 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U33 SOURCE tools.cpp:117 VARIABLE mul_ln117 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U33 SOURCE tools.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_4_fu_616_p2 SOURCE tools.cpp:118 VARIABLE inp_4 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_simd_1_fu_622_p2 SOURCE tools.cpp:119 VARIABLE current_line_simd_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_260_p2 SOURCE tools.cpp:122 VARIABLE current_line_w_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_271_p2 SOURCE tools.cpp:125 VARIABLE read_block_4 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_282_p2 SOURCE tools.cpp:126 VARIABLE current_block_write_1 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_5_fu_700_p2 SOURCE tools.cpp:110 VARIABLE rep_5 LOOP VITIS_LOOP_107_1_VITIS_LOOP_110_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 44 URAM 0}} Sliding {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_130_p2 SOURCE tools.cpp:86 VARIABLE add_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U52 SOURCE tools.cpp:86 VARIABLE cycles_write_block LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_151_p2 SOURCE tools.cpp:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U53 SOURCE tools.cpp:87 VARIABLE mul_ln87 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_189_p2 SOURCE tools.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U53 SOURCE tools.cpp:89 VARIABLE mul_ln89 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U54 SOURCE tools.cpp:89 VARIABLE mul_ln89_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME baseIter_fu_199_p2 SOURCE tools.cpp:89 VARIABLE baseIter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_234_p2 SOURCE tools.cpp:89 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add80_fu_240_p2 SOURCE tools.cpp:82 VARIABLE add80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U51 SOURCE tools.cpp:84 VARIABLE mul_ln84 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 16 BRAM 44 URAM 0}} top_Pipeline_VITIS_LOOP_192_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_4_fu_249_p2 SOURCE tools.cpp:192 VARIABLE rep_4 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_192_p2 SOURCE tools.cpp:243 VARIABLE add_ln243 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_238_p2 SOURCE tools.cpp:246 VARIABLE add_ln246 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U83 SOURCE tools.cpp:246 VARIABLE empty_354 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_355_fu_275_p2 SOURCE tools.cpp:246 VARIABLE empty_355 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_290_p2 SOURCE tools.cpp:249 VARIABLE add_ln249 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1_fu_310_p2 SOURCE tools.cpp:246 VARIABLE add_ln246_1 LOOP VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_300_p2 SOURCE tools.cpp:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_312_p2 SOURCE tools.cpp:221 VARIABLE m_2 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_2_fu_381_p2 SOURCE tools.cpp:224 VARIABLE add_ln224_2 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U90 SOURCE tools.cpp:221 VARIABLE empty_356 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_32s_32_1_1_U91 SOURCE tools.cpp:224 VARIABLE mul_ln224 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_473_p2 SOURCE tools.cpp:224 VARIABLE add_ln224 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_1_fu_491_p2 SOURCE tools.cpp:224 VARIABLE add_ln224_1 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_506_p2 SOURCE tools.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_532_p2 SOURCE tools.cpp:226 VARIABLE add_ln226 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_3_fu_552_p2 SOURCE tools.cpp:224 VARIABLE add_ln224_3 LOOP VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ConvertWeightToStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U105 SOURCE tools.cpp:218 VARIABLE bound39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_60ns_88_1_1_U106 SOURCE tools.cpp:215 VARIABLE bound46 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U110 SOURCE tools.cpp:215 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U109 SOURCE tools.cpp:215 VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_30ns_62_1_1_U108 SOURCE tools.cpp:215 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_64ns_92_1_1_U107 SOURCE tools.cpp:218 VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 34 BRAM 0 URAM 0}} ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_264_p2 SOURCE tools.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_268_1_VITIS_LOOP_271_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_291_p2 SOURCE tools.cpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_268_1_VITIS_LOOP_271_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_288_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_2_fu_224_p2 SOURCE tools.cpp:288 VARIABLE rep_2 LOOP VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MuxWeightStream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_660_p2 SOURCE tools.cpp:307 VARIABLE i_4 LOOP VITIS_LOOP_307_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} PE_Pipeline_VITIS_LOOP_378_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_7_fu_846_p2 SOURCE tools.cpp:378 VARIABLE rep_7 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME flag_4_fu_887_p2 SOURCE tools.cpp:518 VARIABLE flag_4 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U243 SOURCE tools.cpp:496 VARIABLE mul_ln496 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U243 SOURCE tools.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U244 SOURCE tools.cpp:496 VARIABLE mul_ln496_1 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U244 SOURCE tools.cpp:497 VARIABLE add_ln497_1 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U245 SOURCE tools.cpp:496 VARIABLE mul_ln496_2 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U245 SOURCE tools.cpp:497 VARIABLE add_ln497_2 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U246 SOURCE tools.cpp:496 VARIABLE mul_ln496_3 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U246 SOURCE tools.cpp:497 VARIABLE add_ln497_3 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U247 SOURCE tools.cpp:496 VARIABLE mul_ln496_4 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U247 SOURCE tools.cpp:497 VARIABLE add_ln497_4 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U248 SOURCE tools.cpp:496 VARIABLE mul_ln496_5 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U248 SOURCE tools.cpp:497 VARIABLE add_ln497_5 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U249 SOURCE tools.cpp:496 VARIABLE mul_ln496_6 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U249 SOURCE tools.cpp:497 VARIABLE add_ln497_6 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U250 SOURCE tools.cpp:496 VARIABLE mul_ln496_7 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U250 SOURCE tools.cpp:497 VARIABLE add_ln497_7 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U251 SOURCE tools.cpp:496 VARIABLE mul_ln496_8 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U251 SOURCE tools.cpp:497 VARIABLE add_ln497_8 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U252 SOURCE tools.cpp:496 VARIABLE mul_ln496_9 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U252 SOURCE tools.cpp:497 VARIABLE add_ln497_9 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U253 SOURCE tools.cpp:496 VARIABLE mul_ln496_10 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U253 SOURCE tools.cpp:497 VARIABLE add_ln497_10 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U254 SOURCE tools.cpp:496 VARIABLE mul_ln496_11 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U254 SOURCE tools.cpp:497 VARIABLE add_ln497_11 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U255 SOURCE tools.cpp:496 VARIABLE mul_ln496_12 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U255 SOURCE tools.cpp:497 VARIABLE add_ln497_12 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U256 SOURCE tools.cpp:496 VARIABLE mul_ln496_13 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U256 SOURCE tools.cpp:497 VARIABLE add_ln497_13 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U257 SOURCE tools.cpp:496 VARIABLE mul_ln496_14 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U257 SOURCE tools.cpp:497 VARIABLE add_ln497_14 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U258 SOURCE tools.cpp:496 VARIABLE mul_ln496_15 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U258 SOURCE tools.cpp:497 VARIABLE add_ln497_15 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add342_fu_2665_p2 SOURCE tools.cpp:518 VARIABLE add342 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U242 SOURCE tools.cpp:496 VARIABLE tmp LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U259 SOURCE tools.cpp:496 VARIABLE tmp_4 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U259 SOURCE tools.cpp:497 VARIABLE add_ln497_16 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U263 SOURCE tools.cpp:496 VARIABLE tmp_5 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U263 SOURCE tools.cpp:497 VARIABLE add_ln497_17 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U267 SOURCE tools.cpp:496 VARIABLE tmp_6 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U267 SOURCE tools.cpp:497 VARIABLE out_tmp_3 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U239 SOURCE tools.cpp:496 VARIABLE tmp_7 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U260 SOURCE tools.cpp:496 VARIABLE tmp_8 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U264 SOURCE tools.cpp:496 VARIABLE tmp_9 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U268 SOURCE tools.cpp:496 VARIABLE tmp_10 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U260 SOURCE tools.cpp:497 VARIABLE add_ln497_19 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U264 SOURCE tools.cpp:497 VARIABLE add_ln497_20 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U268 SOURCE tools.cpp:497 VARIABLE out_tmp_2 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U240 SOURCE tools.cpp:496 VARIABLE tmp_11 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U261 SOURCE tools.cpp:496 VARIABLE tmp_12 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U265 SOURCE tools.cpp:496 VARIABLE tmp_13 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U269 SOURCE tools.cpp:496 VARIABLE tmp_14 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U261 SOURCE tools.cpp:497 VARIABLE add_ln497_22 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U265 SOURCE tools.cpp:497 VARIABLE add_ln497_23 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U269 SOURCE tools.cpp:497 VARIABLE out_tmp_1 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U241 SOURCE tools.cpp:496 VARIABLE tmp_15 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U262 SOURCE tools.cpp:496 VARIABLE tmp_16 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U266 SOURCE tools.cpp:496 VARIABLE tmp_17 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U270 SOURCE tools.cpp:496 VARIABLE tmp_18 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U262 SOURCE tools.cpp:497 VARIABLE add_ln497_25 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U266 SOURCE tools.cpp:497 VARIABLE add_ln497_26 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_18_4_1_U270 SOURCE tools.cpp:497 VARIABLE out_tmp LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_fu_2955_p2 SOURCE tools.cpp:553 VARIABLE add_ln553 LOOP VITIS_LOOP_378_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} PE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_94_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub270_fu_100_p2 SOURCE {} VARIABLE sub270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add308_1_fu_106_p2 SOURCE {} VARIABLE add308_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add308_2_fu_112_p2 SOURCE {} VARIABLE add308_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add308_3_fu_118_p2 SOURCE {} VARIABLE add308_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} ConvertToOutStream_Pipeline_VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_V {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln601_fu_1674_p2 SOURCE tools.cpp:601 VARIABLE add_ln601 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_fu_1747_p2 SOURCE tools.cpp:604 VARIABLE add_ln604 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_fu_1811_p2 SOURCE tools.cpp:607 VARIABLE add_ln607 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln611_fu_1893_p2 SOURCE tools.cpp:611 VARIABLE add_ln611 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln613_fu_1959_p2 SOURCE tools.cpp:613 VARIABLE add_ln613 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln611_1_fu_1965_p2 SOURCE tools.cpp:611 VARIABLE add_ln611_1 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_1979_p2 SOURCE tools.cpp:609 VARIABLE add_ln609 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_1_fu_1999_p2 SOURCE tools.cpp:607 VARIABLE add_ln607_1 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_1_fu_2013_p2 SOURCE tools.cpp:604 VARIABLE add_ln604_1 LOOP VITIS_LOOP_601_5_VITIS_LOOP_604_6_VITIS_LOOP_607_7_VITIS_LOOP_609_8_VITIS_LOOP_611_9_VITIS_LOOP_613_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertToOutStream_Pipeline_VITIS_LOOP_579_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h_2_fu_718_p2 SOURCE tools.cpp:579 VARIABLE h_2 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_1_fu_735_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_1 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_4_fu_754_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_4 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_7_fu_773_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_7 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_10_fu_792_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_10 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_13_fu_811_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_13 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_16_fu_830_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_16 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_19_fu_849_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_19 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_22_fu_868_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_22 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_25_fu_887_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_25 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_28_fu_906_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_28 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_31_fu_925_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_31 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_34_fu_944_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_34 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_37_fu_963_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_37 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_40_fu_982_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_40 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_43_fu_1001_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_43 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln591_46_fu_1020_p2 SOURCE tools.cpp:591 VARIABLE add_ln591_46 LOOP VITIS_LOOP_579_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertToOutStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_36ns_64_1_1_U510 SOURCE tools.cpp:572 VARIABLE bound70 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 0 URAM 0}} ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_U SOURCE tools.cpp:630 VARIABLE psum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_1_U SOURCE tools.cpp:630 VARIABLE psum_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_2_U SOURCE tools.cpp:630 VARIABLE psum_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_3_U SOURCE tools.cpp:630 VARIABLE psum_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_4_U SOURCE tools.cpp:630 VARIABLE psum_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_5_U SOURCE tools.cpp:630 VARIABLE psum_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_6_U SOURCE tools.cpp:630 VARIABLE psum_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_7_U SOURCE tools.cpp:630 VARIABLE psum_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_8_U SOURCE tools.cpp:630 VARIABLE psum_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_9_U SOURCE tools.cpp:630 VARIABLE psum_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_10_U SOURCE tools.cpp:630 VARIABLE psum_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_11_U SOURCE tools.cpp:630 VARIABLE psum_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_12_U SOURCE tools.cpp:630 VARIABLE psum_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_13_U SOURCE tools.cpp:630 VARIABLE psum_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_14_U SOURCE tools.cpp:630 VARIABLE psum_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME psum_15_U SOURCE tools.cpp:630 VARIABLE psum_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln633_1_fu_1408_p2 SOURCE tools.cpp:633 VARIABLE add_ln633_1 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln633_fu_1420_p2 SOURCE tools.cpp:633 VARIABLE add_ln633 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_1492_p2 SOURCE tools.cpp:639 VARIABLE j_3 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_fu_1865_p2 SOURCE tools.cpp:654 VARIABLE add_ln654 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_1_fu_1887_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_1 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_2_fu_1909_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_2 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_3_fu_1931_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_3 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_4_fu_1953_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_4 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_5_fu_1975_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_5 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_6_fu_1997_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_6 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_7_fu_2019_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_7 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_8_fu_2041_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_8 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_9_fu_2063_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_9 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_10_fu_2085_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_10 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_11_fu_2107_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_11 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_12_fu_2129_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_12 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_13_fu_2151_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_13 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_14_fu_2173_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_14 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_15_fu_2195_p2 SOURCE tools.cpp:654 VARIABLE add_ln654_15 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln642_fu_1791_p2 SOURCE tools.cpp:642 VARIABLE add_ln642 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln639_1_fu_1797_p2 SOURCE tools.cpp:639 VARIABLE add_ln639_1 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln636_fu_1811_p2 SOURCE tools.cpp:636 VARIABLE add_ln636 LOOP VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvToOutStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U718 SOURCE tools.cpp:626 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U717 SOURCE tools.cpp:626 VARIABLE mul8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_339_p2 SOURCE tools.cpp:626 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U715 SOURCE tools.cpp:630 VARIABLE mul_ln630 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U716 SOURCE tools.cpp:630 VARIABLE mul_ln630_1 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_96ns_124_1_1_U714 SOURCE tools.cpp:630 VARIABLE mul_ln630_2 LOOP {} BUNDLEDNAME {} DSP 12 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 30 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_106_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_725_p2 SOURCE top.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1397_p2 SOURCE top.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_a_fifo_U SOURCE top.cpp:38 VARIABLE conv_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mm_a_fifo_U SOURCE top.cpp:40 VARIABLE mm_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_samepad_fifo_U SOURCE top.cpp:44 VARIABLE conv3_samepad LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_sild_fifo_U SOURCE top.cpp:48 VARIABLE conv3_sild LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_16_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_17_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_18_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_19_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_20_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_21_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_22_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_23_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_24_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_25_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_26_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_27_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_28_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_29_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_30_fifo_U SOURCE top.cpp:52 VARIABLE fifo_SA_A_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_fifo_U SOURCE top.cpp:58 VARIABLE fifo_conv_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_1_fifo_U SOURCE top.cpp:58 VARIABLE fifo_conv_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_2_fifo_U SOURCE top.cpp:58 VARIABLE fifo_conv_w_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_3_fifo_U SOURCE top.cpp:58 VARIABLE fifo_conv_w_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_mm_w_fifo_U SOURCE top.cpp:61 VARIABLE fifo_mm_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 128 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_1_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_2_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_3_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_4_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_5_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_6_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_7_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_8_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_9_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_10_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_11_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_12_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_13_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_14_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_15_fifo_U SOURCE top.cpp:65 VARIABLE Conv_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_1_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_2_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_3_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_4_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_5_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_6_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_7_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_8_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_9_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_10_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_11_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_12_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_13_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_14_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_15_fifo_U SOURCE top.cpp:71 VARIABLE MM_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_1_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_2_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_3_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_4_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_5_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_6_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_7_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_8_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_9_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_10_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_11_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_12_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_13_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_14_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_15_fifo_U SOURCE top.cpp:77 VARIABLE fifo_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_1_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_2_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_3_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_4_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_5_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_6_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_7_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_8_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_9_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_10_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_11_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_12_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_13_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_14_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_15_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_16_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_17_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_18_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_19_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_20_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_21_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_22_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_23_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_24_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_25_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_26_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_27_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_28_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_29_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_30_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_31_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_32_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_33_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_34_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_35_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_36_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_37_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_38_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_39_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_40_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_41_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_42_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_43_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_44_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_45_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_46_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_47_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_48_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_49_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_50_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_51_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_52_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_53_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_54_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_55_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_56_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_57_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_58_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_59_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_60_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_61_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_62_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_SA_O_63_fifo_U SOURCE top.cpp:83 VARIABLE fifo_SA_O_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_1_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_2_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_3_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_4_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_5_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_6_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_7_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_8_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_9_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_10_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_11_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_12_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_13_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_14_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_15_fifo_U SOURCE top.cpp:91 VARIABLE fifo_CONV3_ACC_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_1_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_2_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_3_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_4_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_5_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_6_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_7_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_8_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_9_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_10_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_11_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_12_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_13_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_14_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_15_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_16_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_17_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_18_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_19_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_20_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_21_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_22_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_23_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_24_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_25_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_26_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_27_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_28_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_29_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_30_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_31_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_32_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_33_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_34_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_35_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_36_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_37_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_38_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_39_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_40_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_41_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_42_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_43_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_44_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_45_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_46_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_47_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_48_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_49_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_50_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_51_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_52_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_53_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_54_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_55_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_56_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_57_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_58_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_59_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_60_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_61_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_62_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_63_fifo_U SOURCE top.cpp:95 VARIABLE MM_OUT_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_1_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_2_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_3_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_4_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_5_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_6_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_7_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_8_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_9_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_10_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_11_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_12_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_13_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_14_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_15_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_16_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_17_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_18_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_19_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_20_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_21_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_22_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_23_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_24_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_25_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_26_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_27_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_28_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_29_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_30_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_31_fifo_U SOURCE top.cpp:101 VARIABLE CONV3_OUT_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U882 SOURCE top.cpp:32 VARIABLE mul_ln32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U881 SOURCE top.cpp:32 VARIABLE mul_ln32_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U873 SOURCE top.cpp:32 VARIABLE mul_ln32_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_60ns_88_1_1_U876 SOURCE top.cpp:32 VARIABLE mul_ln32_3 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U875 SOURCE top.cpp:25 VARIABLE mul_ln25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U882 SOURCE top.cpp:25 VARIABLE mul_ln25_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U882 SOURCE top.cpp:25 VARIABLE mul_ln25_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U880 SOURCE top.cpp:25 VARIABLE mul_ln25_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U881 SOURCE top.cpp:25 VARIABLE num_a_sa LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U883 SOURCE top.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U881 SOURCE top.cpp:26 VARIABLE mul_ln26_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U874 SOURCE top.cpp:26 VARIABLE mul_ln26_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_28ns_60_1_1_U878 SOURCE top.cpp:25 VARIABLE mul_ln25_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_60ns_92_1_1_U879 SOURCE top.cpp:25 VARIABLE mul_ln25_6 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_92ns_120_1_1_U877 SOURCE top.cpp:25 VARIABLE mul_ln25_7 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i7_fu_2678_p2 SOURCE {} VARIABLE add_i7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add7_i_fu_2683_p2 SOURCE {} VARIABLE add7_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add17_i_fu_2717_p2 SOURCE {} VARIABLE add17_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add22_i_fu_2723_p2 SOURCE {} VARIABLE add22_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_28ns_60_1_1_U878 SOURCE {} VARIABLE bound58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_60ns_92_1_1_U879 SOURCE {} VARIABLE bound65 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_92ns_120_1_1_U877 SOURCE {} VARIABLE bound78 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 592 BRAM 164 URAM 0}} ConvWeightToArray {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.713 seconds; current allocated memory: 680.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 19.969 sec.
Command   csynth_design done; 38.417 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 38.417 seconds; current allocated memory: 486.227 MB.
Command ap_source done; 39.711 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Tue Feb 25 14:24:26 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.912 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.013 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.085 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   cosim_design -ldflags -Wl,--stack,10485760 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -Wl,--stack,10485760 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/FPGA/SDA/test.cpp D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.037 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/FPGA/SDA/tools.cpp D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.7 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/FPGA/SDA/top.cpp D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/FPGA/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.959 sec.
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.292 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.DependenceCheck.tcl 
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:21:22 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 2.941 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.156 sec.
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.13 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.235 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.149 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.405 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.405 seconds; current allocated memory: 0.469 MB.
Command ap_source done; error code: 1; 10.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:22:51 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.997 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.108 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.197 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.202 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.677 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.677 seconds; current allocated memory: 0.426 MB.
Command ap_source done; error code: 1; 8.092 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:30:04 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.028 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.146 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.241 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.205 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.251 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.47 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 0.465 MB.
Command ap_source done; 4.971 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:31:57 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.978 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.088 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.163 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.257 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.501 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.501 seconds; current allocated memory: 0.422 MB.
Command ap_source done; 4.879 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:33:27 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.965 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.058 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.138 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.249 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.362 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.362 seconds; current allocated memory: 0.430 MB.
Command ap_source done; 4.696 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:33:49 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.015 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.125 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.201 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.195 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.254 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.424 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.424 seconds; current allocated memory: 0.469 MB.
Command ap_source done; 4.848 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:34:08 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.04 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.161 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.236 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Command     create_platform done; 0.101 sec.
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.206 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.261 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.489 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.489 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 4.962 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:35:27 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.961 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.058 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.134 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.254 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.399 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.399 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 4.723 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:35:56 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.969 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.061 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.139 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.166 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.261 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.375 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 4.709 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:36:22 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.004 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.102 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.177 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.257 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.377 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.377 seconds; current allocated memory: 0.516 MB.
Command ap_source done; 4.758 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:36:40 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.964 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.055 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.129 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.166 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.239 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.549 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.549 seconds; current allocated memory: 0.465 MB.
Command ap_source done; 6.871 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:37:02 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.97 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.063 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.14 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.181 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.259 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.427 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.427 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 7.772 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:37:54 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.984 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.082 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.163 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.277 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.516 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.516 seconds; current allocated memory: 0.598 MB.
Command ap_source done; 7.884 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:38:27 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.013 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.127 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.202 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.264 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.008 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.008 seconds; current allocated memory: 0.430 MB.
Command ap_source done; 5.421 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:43:01 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.985 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.085 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.16 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.181 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.295 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.984 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 5.351 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:44:03 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.956 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.062 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.136 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.281 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.975 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.975 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 5.304 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:51:50 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.033 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.152 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.229 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.207 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.272 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.078 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.078 seconds; current allocated memory: 0.531 MB.
Command ap_source done; 5.542 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:52:34 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.008 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.111 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.185 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.268 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.979 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.979 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 5.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:52:50 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.032 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.135 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.212 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.139 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.451 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.451 seconds; current allocated memory: 0.426 MB.
Command ap_source done; error code: 1; 7.862 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:54:00 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.069 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.189 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.265 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Command     create_platform done; 0.101 sec.
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.212 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.267 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.596 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.596 seconds; current allocated memory: 0.422 MB.
Command ap_source done; 8.103 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:54:18 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.96 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.061 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.136 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.181 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.249 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.599 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.599 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 6.939 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:54:48 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.103 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.178 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.267 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.436 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.436 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 4.818 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 16:57:03 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.02 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.138 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.215 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Command     create_platform done; 0.101 sec.
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.286 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.571 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.571 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 5.022 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 17:04:44 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.984 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.084 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.161 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.256 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.466 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.466 seconds; current allocated memory: 0.422 MB.
Command ap_source done; 5.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 17:05:42 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.972 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.068 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.141 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.25 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.351 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.351 seconds; current allocated memory: 0.438 MB.
Command ap_source done; 4.685 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 17:06:10 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.984 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.093 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.169 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.268 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.377 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.377 seconds; current allocated memory: 0.477 MB.
Command ap_source done; 4.734 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 17:12:12 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.963 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.064 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.138 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.166 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.26 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.463 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.463 seconds; current allocated memory: 0.418 MB.
Command ap_source done; 5.791 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:31:52 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 2.124 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.144 sec.
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.295 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.387 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.269 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.525 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.525 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 7.118 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:33:16 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.011 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.111 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.198 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.186 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.252 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.379 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.379 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 4.792 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:34:56 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.958 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.058 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.146 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.244 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.244 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.244 seconds; current allocated memory: 0.441 MB.
Command ap_source done; 3.602 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:37:40 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.99 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.08 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.155 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.263 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.414 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.414 seconds; current allocated memory: 0.473 MB.
Command ap_source done; 5.757 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:38:51 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.972 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.065 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.141 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.164 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.248 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.342 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.342 seconds; current allocated memory: 0.480 MB.
Command ap_source done; 4.671 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:39:28 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.988 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.089 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.163 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.183 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.139 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.281 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.281 seconds; current allocated memory: 0.438 MB.
Command ap_source done; error code: 1; 5.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:41:43 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.969 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.071 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.148 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.164 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.265 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.368 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.368 seconds; current allocated memory: 0.410 MB.
Command ap_source done; 4.716 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:42:09 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.994 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.112 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.191 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.257 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.444 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.444 seconds; current allocated memory: 0.566 MB.
Command ap_source done; 4.853 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:43:25 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.008 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.109 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.183 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.178 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.253 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.364 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.364 seconds; current allocated memory: 0.418 MB.
Command ap_source done; 4.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:46:39 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.978 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.071 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.152 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.201 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.248 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.375 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 0.418 MB.
Command ap_source done; 4.757 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 18:48:04 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 1.028 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.152 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.228 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.211 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.253 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.449 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.449 seconds; current allocated memory: 0.574 MB.
Command ap_source done; 4.917 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 19:02:51 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.961 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.064 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.145 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.171 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.346 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.346 seconds; current allocated memory: 0.348 MB.
Command ap_source done; error code: 1; 5.694 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 19:04:11 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.993 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.086 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.16 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.244 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.371 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.371 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 3.718 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 19:06:43 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.975 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.072 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.147 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.048 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 0.344 MB.
Command ap_source done; error code: 1; 2.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 19:07:12 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.978 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.081 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.158 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.132 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.123 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.123 seconds; current allocated memory: 0.434 MB.
Command ap_source done; error code: 1; 4.495 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA/SDA/SDA/solution1 opened at Thu Feb 27 19:11:44 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.977 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.077 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.15 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,10485760 -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/FPGA/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.245 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.593 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.593 seconds; current allocated memory: 0.523 MB.
Command ap_source done; 6.937 sec.
Execute cleanup_all 
