INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:05:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.163ns (24.959%)  route 3.497ns (75.041%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3234, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X42Y61         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/stq_addr_3_q_reg[3]/Q
                         net (fo=9, routed)           0.614     1.376    lsq3/handshake_lsq_lsq3_core/stq_addr_3_q[3]
    SLICE_X38Y64         LUT6 (Prop_lut6_I2_O)        0.043     1.419 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_167/O
                         net (fo=1, routed)           0.229     1.649    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_167_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.043     1.692 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_108/O
                         net (fo=4, routed)           0.467     2.158    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_108_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.043     2.201 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_50/O
                         net (fo=5, routed)           0.385     2.586    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_2_3
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.043     2.629 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_18/O
                         net (fo=1, routed)           0.000     2.629    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_18_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.880 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.880    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[21]_i_7_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.929 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.929    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_17_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.074 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[21]_i_6/O[3]
                         net (fo=1, routed)           0.179     3.253    lsq3/handshake_lsq_lsq3_core/TEMP_40_double_out1[15]
    SLICE_X36Y56         LUT3 (Prop_lut3_I0_O)        0.120     3.373 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_4__0/O
                         net (fo=33, routed)          0.275     3.648    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_4__0_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.043     3.691 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_20__0/O
                         net (fo=1, routed)           0.169     3.860    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_20__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.043     3.903 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_12__0/O
                         net (fo=1, routed)           0.424     4.327    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_12__0_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.370 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_3__0/O
                         net (fo=2, routed)           0.289     4.659    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_3__0_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I0_O)        0.043     4.702 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_1__0/O
                         net (fo=33, routed)          0.465     5.168    lsq3/handshake_lsq_lsq3_core/p_31_in
    SLICE_X29Y50         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=3234, unset)         0.483     5.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X29Y50         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X29Y50         FDRE (Setup_fdre_C_CE)      -0.194     4.953    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 -0.214    




