\hypertarget{union__hw__wdog__rstcnt}{}\section{\+\_\+hw\+\_\+wdog\+\_\+rstcnt Union Reference}
\label{union__hw__wdog__rstcnt}\index{\+\_\+hw\+\_\+wdog\+\_\+rstcnt@{\+\_\+hw\+\_\+wdog\+\_\+rstcnt}}


H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+R\+S\+T\+C\+NT -\/ Watchdog Reset Count register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+wdog.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__wdog__rstcnt_1_1__hw__wdog__rstcnt__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+rstcnt\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__wdog__rstcnt_a43f62cbbcdbd620051c391df4b2c0715}{}\label{union__hw__wdog__rstcnt_a43f62cbbcdbd620051c391df4b2c0715}

\item 
struct \hyperlink{struct__hw__wdog__rstcnt_1_1__hw__wdog__rstcnt__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+rstcnt\+::\+\_\+hw\+\_\+wdog\+\_\+rstcnt\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__wdog__rstcnt_aad508138b7c752f772789c5a2b997ab3}{}\label{union__hw__wdog__rstcnt_aad508138b7c752f772789c5a2b997ab3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+R\+S\+T\+C\+NT -\/ Watchdog Reset Count register (RW) 

Reset value\+: 0x0000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+wdog.\+h\end{DoxyCompactItemize}
