==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 13.3333ns.
@I [HLS-10] Analyzing design file 'matrixmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [XFORM-542] Cannot flatten a loop nest 'Col' (matrixmul.cpp:56:40) in function 'matrixmul' : 
               the outer loop is not a perfect loop.
@I [XFORM-541] Flattening a loop nest 'Row' (matrixmul.cpp:54:37) in function 'matrixmul'.
@I [HLS-111] Elapsed time: 10.096 seconds; current memory usage: 70 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matrixmul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Product'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (matrixmul.cpp:60) of variable 'tmp_8', matrixmul.cpp:60 on array 'res' and 'load' operation ('res_load', matrixmul.cpp:60) on array 'res'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.099 seconds; current memory usage: 71.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.095 seconds; current memory usage: 71.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matrixmul/res' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'matrixmul_mac_muladd_8s_8s_16ns_16_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matrixmul'.
@I [HLS-111] Elapsed time: 0.086 seconds; current memory usage: 71.7 MB.
error deleting "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution2/.autopilot/db/coregen": file already exists
    while executing
"source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution2/csynth.tcl"
    invoked from within
"hls::main D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution2/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [HLS-112] Total elapsed time: 11.307 seconds; peak memory usage: 71.7 MB.
@I [LIC-101] Checked in feature [HLS]
