Analysis & Synthesis report for top
Wed Jun 13 19:03:15 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Added for RAM Pass-Through Logic
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for dmem:dmem1|altsyncram:guts_rtl_0|altsyncram_nsd1:auto_generated
 13. Parameter Settings for Inferred Entity Instance: dmem:dmem1|altsyncram:guts_rtl_0
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "mux5:mux51"
 16. Port Connectivity Checks: "mux4:mux41"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 13 19:03:15 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 669                                         ;
;     Total combinational functions  ; 541                                         ;
;     Dedicated logic registers      ; 165                                         ;
; Total registers                    ; 165                                         ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,040                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/top.sv                                   ;         ;
; sc.sv                            ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/sc.sv                                    ;         ;
; rf.sv                            ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/rf.sv                                    ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/pc.sv                                    ;         ;
; mux8.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux8.sv                                  ;         ;
; mux7.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux7.sv                                  ;         ;
; mux6.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux6.sv                                  ;         ;
; mux5.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux5.sv                                  ;         ;
; mux4.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux4.sv                                  ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mux2.sv                                  ;         ;
; mar.sv                           ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/mar.sv                                   ;         ;
; imem3.sv                         ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/imem3.sv                                 ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/dmem.sv                                  ;         ;
; definitions.sv                   ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/definitions.sv                           ;         ;
; dc.sv                            ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/dc.sv                                    ;         ;
; cnt.sv                           ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/cnt.sv                                   ;         ;
; bar.sv                           ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/bar.sv                                   ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; H:/DATA/CSE141L/LAB4QUARTUS/alu.sv                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_nsd1.tdf           ; yes             ; Auto-Generated Megafunction  ; H:/DATA/CSE141L/LAB4QUARTUS/db/altsyncram_nsd1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 669       ;
;                                             ;           ;
; Total combinational functions               ; 541       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 420       ;
;     -- 3 input functions                    ; 101       ;
;     -- <=2 input functions                  ; 20        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 526       ;
;     -- arithmetic mode                      ; 15        ;
;                                             ;           ;
; Total registers                             ; 165       ;
;     -- Dedicated logic registers            ; 165       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 2040      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 173       ;
; Total fan-out                               ; 2676      ;
; Average fan-out                             ; 3.72      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; |top                                      ; 541 (3)           ; 165 (0)      ; 2040        ; 0            ; 0       ; 0         ; 3    ; 0            ; |top                                                                 ; work         ;
;    |alu:alu1|                             ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|alu:alu1                                                        ; work         ;
;    |bar:bar1|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bar:bar1                                                        ; work         ;
;    |cnt:cnt1|                             ; 4 (4)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnt:cnt1                                                        ; work         ;
;    |dc:dc1|                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dc:dc1                                                          ; work         ;
;    |dmem:dmem1|                           ; 0 (0)             ; 25 (25)      ; 2040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dmem:dmem1                                                      ; work         ;
;       |altsyncram:guts_rtl_0|             ; 0 (0)             ; 0 (0)        ; 2040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dmem:dmem1|altsyncram:guts_rtl_0                                ; work         ;
;          |altsyncram_nsd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2040        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dmem:dmem1|altsyncram:guts_rtl_0|altsyncram_nsd1:auto_generated ; work         ;
;    |imem3:imem1|                          ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|imem3:imem1                                                     ; work         ;
;    |mar:mar1|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mar:mar1                                                        ; work         ;
;    |mux2:mux21|                           ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mux2:mux21                                                      ; work         ;
;    |mux4:mux41|                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mux4:mux41                                                      ; work         ;
;    |mux5:mux51|                           ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mux5:mux51                                                      ; work         ;
;    |mux7:mux71|                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mux7:mux71                                                      ; work         ;
;    |pc:pc1|                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pc:pc1                                                          ; work         ;
;    |rf:rf1|                               ; 183 (183)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rf:rf1                                                          ; work         ;
;    |sc:sc1|                               ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sc:sc1                                                          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                               ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dmem:dmem1|altsyncram:guts_rtl_0|altsyncram_nsd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 255          ; 8            ; 255          ; 8            ; 2040 ; None ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 165   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 136   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; dmem:dmem1|guts_rtl_0_bypass[0]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[1]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[2]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[3]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[4]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[5]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[6]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[7]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[8]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[9]  ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[10] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[11] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[12] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[13] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[14] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[15] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[16] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[17] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[18] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[19] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[20] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[21] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[22] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[23] ; dmem:dmem1|guts_rtl_0 ;
; dmem:dmem1|guts_rtl_0_bypass[24] ; dmem:dmem1|guts_rtl_0 ;
+----------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|pc:pc1|PC[7]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sc:sc1|SC[3]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|mux4:mux41|Mux5       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|mux5:mux51|Mux3       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|mux5:mux51|Mux5       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|dc:dc1|tosc[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|dc:dc1|towe           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|mux2:mux21|Mux6       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|alu:alu1|Mux6         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|alu:alu1|Mux4         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top|alu:alu1|Mux8         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top|alu:alu1|Mux1         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for dmem:dmem1|altsyncram:guts_rtl_0|altsyncram_nsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:dmem1|altsyncram:guts_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 8                    ; Untyped               ;
; NUMWORDS_A                         ; 255                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 8                    ; Untyped               ;
; NUMWORDS_B                         ; 255                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_nsd1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; dmem:dmem1|altsyncram:guts_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 255                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 8                                ;
;     -- NUMWORDS_B                         ; 255                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux5:mux51"    ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; D[7..1] ; Input ; Info     ; Stuck at GND ;
; D[0]    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux4:mux41"    ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; B[7..1] ; Input ; Info     ; Stuck at GND ;
; B[0]    ; Input ; Info     ; Stuck at VCC ;
; C       ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 165                         ;
;     ENA               ; 132                         ;
;     ENA SLD           ; 4                           ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 541                         ;
;     arith             ; 15                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 8                           ;
;     normal            ; 526                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 420                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 12.02                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jun 13 19:02:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stackmachine -c top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file sc.sv
    Info (12023): Found entity 1: sc
Info (12021): Found 1 design units, including 1 entities, in source file rf.sv
    Info (12023): Found entity 1: rf
Info (12021): Found 1 design units, including 1 entities, in source file push_tb.sv
    Info (12023): Found entity 1: push_tb
Info (12021): Found 1 design units, including 1 entities, in source file program1_tb.sv
    Info (12023): Found entity 1: program1_tb
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file mux7.sv
    Info (12023): Found entity 1: mux7
Info (12021): Found 1 design units, including 1 entities, in source file mux6.sv
    Info (12023): Found entity 1: mux6
Info (12021): Found 1 design units, including 1 entities, in source file mux5.sv
    Info (12023): Found entity 1: mux5
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mar.sv
    Info (12023): Found entity 1: mar
Info (12021): Found 1 design units, including 1 entities, in source file lut_sc.sv
    Info (12023): Found entity 1: lut_sc
Info (12021): Found 1 design units, including 1 entities, in source file imem3.sv
    Info (12023): Found entity 1: imem3
Info (12021): Found 1 design units, including 1 entities, in source file imem2.sv
    Info (12023): Found entity 1: imem2
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 0 entities, in source file definitions.sv
    Info (12022): Found design unit 1: definitions (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file dc.sv
    Info (12023): Found entity 1: dc
Info (12021): Found 1 design units, including 1 entities, in source file cnt.sv
    Info (12023): Found entity 1: cnt
Info (12021): Found 1 design units, including 1 entities, in source file bar.sv
    Info (12023): Found entity 1: bar
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc1"
Warning (10230): Verilog HDL assignment warning at pc.sv(16): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "imem3" for hierarchy "imem3:imem1"
Info (12128): Elaborating entity "dc" for hierarchy "dc:dc1"
Warning (10270): Verilog HDL Case Statement warning at dc.sv(43): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at dc.sv(192): incomplete case statement has no default case item
Info (12128): Elaborating entity "rf" for hierarchy "rf:rf1"
Info (12128): Elaborating entity "sc" for hierarchy "sc:sc1"
Warning (10230): Verilog HDL assignment warning at sc.sv(15): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sc.sv(17): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sc.sv(19): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1"
Warning (10230): Verilog HDL assignment warning at alu.sv(38): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux21"
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:mux41"
Warning (10270): Verilog HDL Case Statement warning at mux4.sv(10): incomplete case statement has no default case item
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:mux51"
Info (12128): Elaborating entity "mux6" for hierarchy "mux6:mux61"
Info (12128): Elaborating entity "mux7" for hierarchy "mux7:mux71"
Info (12128): Elaborating entity "mux8" for hierarchy "mux8:mux81"
Info (12128): Elaborating entity "mar" for hierarchy "mar:mar1"
Info (12128): Elaborating entity "bar" for hierarchy "bar:bar1"
Info (12128): Elaborating entity "cnt" for hierarchy "cnt:cnt1"
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem1"
Warning (276020): Inferred RAM node "dmem:dmem1|guts_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "rf:rf1|core" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:dmem1|guts_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 255
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 255
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dmem:dmem1|altsyncram:guts_rtl_0"
Info (12133): Instantiated megafunction "dmem:dmem1|altsyncram:guts_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "255"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "255"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nsd1.tdf
    Info (12023): Found entity 1: altsyncram_nsd1
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file H:/DATA/CSE141L/LAB4QUARTUS/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 689 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Wed Jun 13 19:03:15 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/DATA/CSE141L/LAB4QUARTUS/output_files/top.map.smsg.


