# do LabA_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/ammon/prg/intelFPGA/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {LabA_7_1200mv_85c_slow.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:53 on May 23,2018
# vlog -reportprogress 300 -sv -work work "+incdir+." LabA_7_1200mv_85c_slow.svo 
# -- Compiling module LabA
# 
# Top level modules:
# 	LabA
# End time: 19:31:53 on May 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration {/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/TXDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:53 on May 23,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration" /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/TXDriver.sv 
# -- Compiling module TXDriver
# -- Compiling module TXDriver_tb
# 
# Top level modules:
# 	TXDriver_tb
# End time: 19:31:53 on May 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration {/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/TXDriver_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:53 on May 23,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration" /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/TXDriver_testbench.sv 
# -- Compiling module TXDriver_testbench
# 
# Top level modules:
# 	TXDriver_testbench
# End time: 19:31:54 on May 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration {/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/ROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:54 on May 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration" /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/ROM.v 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 19:31:54 on May 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration {/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/Pulser.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:54 on May 23,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration" /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/Pulser.sv 
# -- Compiling module Pulser
# -- Compiling module Pulser_tb
# 
# Top level modules:
# 	Pulser_tb
# End time: 19:31:54 on May 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  TXDriver_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" TXDriver_testbench 
# Start time: 19:31:54 on May 23,2018
# Loading sv_std.std
# Loading work.TXDriver_testbench
# Loading work.TXDriver
# Loading work.ROM
# ** Error: (vsim-3033) /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/ROM.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TXDriver_testbench/DUT/ROM_inst File: /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/ROM.v
#         Searched libraries:
#             /home/ammon/prg/intelFPGA/17.0/modelsim_ase/altera/verilog/altera
#             /home/ammon/prg/intelFPGA/17.0/modelsim_ase/altera/verilog/cycloneive
#             /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/simulation/modelsim/gate_work
#             /home/ammon/Desktop/TCES330/Digital-System-Design/UART_Demonstration/simulation/modelsim/gate_work
# Loading work.Pulser
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./LabA_run_msim_gate_systemverilog.do PAUSED at line 15
# End time: 19:32:03 on May 23,2018, Elapsed time: 0:00:09
# Errors: 1, Warnings: 0
