{"Source Block": ["oh/etx/hdl/etx_protocol.v@77:124@HdlStmProcess", "   //# Logic\n   //############\n\n   // TODO: Bursts\n\n   always @( posedge txlclk_p or posedge reset ) begin\n\n      if( reset ) begin\n\n         e_tx_ack    <= 1'b0;\n         txframe_p   <= 'd0;\n         txdata_p    <= 'd0;\n\n      end else begin\n\n         if( e_tx_access & ~e_tx_ack ) begin\n\n            e_tx_ack  <= 1'b1;\n            txframe_p <= 8'h3F;\n            txdata_p  <=\n               { 8'd0,  // Not used\n                 8'd0,\n                 ~e_tx_write, 7'd0,   // B0- TODO: For bursts, add the inc bit\n                 e_tx_ctrlmode, e_tx_dstaddr[31:28], // B1\n                 e_tx_dstaddr[27:4],  // B2, B3, B4\n                 e_tx_dstaddr[3:0], e_tx_datamode, e_tx_write, e_tx_access // B5\n                 };\n         end else if( e_tx_ack ) begin // if ( e_tx_access & ~e_tx_ack )\n\n            e_tx_ack  <= 1'b0;\n            txframe_p <= 8'hFF;\n            txdata_p  <= { e_tx_data, e_tx_srcaddr };\n            \n         end else begin\n\n            e_tx_ack    <= 1'b0;\n            txframe_p <= 8'h00;\n            txdata_p  <= 64'd0;\n\n         end\n\n      end // else: !if( reset )\n   end // always @ ( posedge txlclk_p or reset )\n   \n   //#############################\n   //# Wait signals\n   //#############################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[82, "   always @( posedge txlclk_p or posedge reset ) begin\n"], [84, "      if( reset ) begin\n"], [86, "         e_tx_ack    <= 1'b0;\n"], [87, "         txframe_p   <= 'd0;\n"], [88, "         txdata_p    <= 'd0;\n"], [90, "      end else begin\n"], [92, "         if( e_tx_access & ~e_tx_ack ) begin\n"], [94, "            e_tx_ack  <= 1'b1;\n"], [95, "            txframe_p <= 8'h3F;\n"], [96, "            txdata_p  <=\n"], [97, "               { 8'd0,  // Not used\n"], [98, "                 8'd0,\n"], [99, "                 ~e_tx_write, 7'd0,   // B0- TODO: For bursts, add the inc bit\n"], [100, "                 e_tx_ctrlmode, e_tx_dstaddr[31:28], // B1\n"], [101, "                 e_tx_dstaddr[27:4],  // B2, B3, B4\n"], [102, "                 e_tx_dstaddr[3:0], e_tx_datamode, e_tx_write, e_tx_access // B5\n"], [103, "                 };\n"], [104, "         end else if( e_tx_ack ) begin // if ( e_tx_access & ~e_tx_ack )\n"], [106, "            e_tx_ack  <= 1'b0;\n"], [107, "            txframe_p <= 8'hFF;\n"], [108, "            txdata_p  <= { e_tx_data, e_tx_srcaddr };\n"], [110, "         end else begin\n"], [112, "            e_tx_ack    <= 1'b0;\n"], [113, "            txframe_p <= 8'h00;\n"], [114, "            txdata_p  <= 64'd0;\n"], [116, "         end\n"], [118, "      end // else: !if( reset )\n"], [119, "   end // always @ ( posedge txlclk_p or reset )\n"]], "Add": [[119, "   always @( posedge tx_lclk_par or posedge reset ) \n"], [119, "     begin\n"], [119, "\tif(reset) \n"], [119, "\t  begin\t     \n"], [119, "             e_tx_ack          <= 1'b0;\n"], [119, "             tx_frame_par[7:0] <= 8'd0;\n"], [119, "             tx_data_par[63:0] <= 64'd0;\t     \n"], [119, "\t  end \n"], [119, "\telse \n"], [119, "\t  begin\n"], [119, "             if( e_tx_access & ~e_tx_ack ) \n"], [119, "\t       begin\n"], [119, "\t\t  e_tx_ack  <= 1'b1;\n"], [119, "\t\t  tx_frame_par[7:0] <= 8'h3F;\n"], [119, "\t\t  tx_data_par[63:0]  <= {8'd0,  // Not used\n"], [119, "\t\t\t\t\t 8'd0,\n"], [119, "\t\t\t\t\t ~e_tx_write, 7'd0, // B0-TODO: For bursts, add the inc bit\n"], [119, "\t\t\t\t\t e_tx_ctrlmode[3:0], e_tx_dstaddr[31:28], // B1\n"], [119, "\t\t\t\t\t e_tx_dstaddr[27:4],  // B2, B3, B4\n"], [119, "\t\t\t\t\t e_tx_dstaddr[3:0], e_tx_datamode[1:0], e_tx_write, e_tx_access // B5\n"], [119, "\t\t\t\t   };\n"], [119, "               end \n"], [119, "\t     else if( e_tx_ack ) \n"], [119, "\t       begin\n"], [119, "\t\t  e_tx_ack  <= 1'b0;\n"], [119, "\t\t  tx_frame_par[7:0] <= 8'hFF;\n"], [119, "\t\t  tx_data_par[63:0]  <= { e_tx_data[31:0], e_tx_srcaddr[31:0]};   \n"], [119, "               end \n"], [119, "\t     else \n"], [119, "\t       begin\n"], [119, "\t\t  e_tx_ack    <= 1'b0;\n"], [119, "\t\t  tx_frame_par[7:0] <= 8'h00;\n"], [119, "\t\t  tx_data_par[63:0]  <= 64'd0;\n"], [119, "               end\n"], [119, "\t  end // else: !if(reset)\t\n"], [119, "     end // always @ ( posedge txlclk_p or posedge reset )\n"]]}}