Vivado Simulator v2021.2.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3027] 'curr_diff' was previously declared with a different range [C:/Users/malik/Documents/ECE_524/LAB_3/TOP_MODULE_PART3.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling module xil_defaultlib.SSD_DRIVER
Compiling architecture logic of entity xil_defaultlib.DeBounce [debounce_default]
Compiling module xil_defaultlib.SV_TOP_MODULE_PART_4
Compiling module xil_defaultlib.TOP_MODULE_PART3
Compiling module xil_defaultlib.TOP_MODULE_PART_5
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
