library ieee;
use ieee.std_logic_1164.all;
entity bit_div is
port(dis : in integer range 0 to 255;
        dout: out bit_vector( 1 downto 0));
end;

architecture behave of bit_div is 
begin
	process(dis)
	begin
		if dis<=50 and dis>0 then dout<="00";
		elsif  dis>50 and dis<=100 then dout<="01";
		elsif  dis>100 and dis<=150 then dout<="10";
		else dout<="11";
		end if;
	end process;
end behave;