\hypertarget{struct_d_m_a_m_u_x___mem_map}{}\section{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_m_a_m_u_x___mem_map}\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}{C\+H\+C\+FG} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A\+M\+UX -\/ Peripheral register structure 

Definition at line 1167 of file M\+K\+L25\+Z4.\+h.



\subsection{Field Documentation}
\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}!C\+H\+C\+FG@{C\+H\+C\+FG}}
\index{C\+H\+C\+FG@{C\+H\+C\+FG}!D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+H\+C\+FG}{CHCFG}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map\+::\+C\+H\+C\+FG\mbox{[}4\mbox{]}}\hypertarget{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}{}\label{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}
Channel Configuration register, array offset\+: 0x0, array step\+: 0x1 

Definition at line 1168 of file M\+K\+L25\+Z4.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
