 
****************************************
Report : area
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:16:08 2019
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /tsmc40r/pdk/2019.05.21_TSMC/tcbn40lpbwp_200a/tcbn40lpbwp_200a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwptc.db)
    hybrid40tt (File: /home/akashl/Hybrid-RRAM-NEMS/model/sismart/devicetest/models/liberty/nldm_hybrid40tt.db)

Number of ports:                         3438
Number of nets:                          9060
Number of cells:                         8474
Number of combinational cells:           5030
Number of sequential cells:              3415
Number of macros/black boxes:               0
Number of buf/inv:                        643
Number of references:                      37

Combinational area:               3946.950053
Buf/Inv area:                      497.095211
Noncombinational area:            7082.460056
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 11029.410109
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------
pe_tile_new_unq1                  11029.4101    100.0   201.6252     6.3504  0.0000  pe_tile_new_unq1
cb_bit0                              29.1060      0.3     0.0000    29.1060  0.0000  cb_unq2_4
cb_bit1                              27.1656      0.2     0.0000    27.1656  0.0000  cb_unq2_7
cb_bit2                              27.1656      0.2     0.0000    27.1656  0.0000  cb_unq2_6
cb_cg_en                             27.1656      0.2     0.0000    27.1656  0.0000  cb_unq2_5
cb_data0                            338.5116      3.1     0.0000   338.5116  0.0000  cb_unq1_2
cb_data1                            330.5736      3.0     0.0000   330.5736  0.0000  cb_unq1_3
sb_1b                               363.9132      3.3     2.4696   358.0920  0.0000  sb_unq2_0
sb_1b/clk_gate_pipe_tri_0_0_0_out_reg
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_0
sb_wide                            5421.1249     49.2     4.7628  5413.0105  0.0000  sb_unq1_0
sb_wide/clk_gate_pipe_tri_0_0_0_out_reg
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_0
test_pe                            4256.7084     38.6   431.2980   182.3976  0.0000  test_pe_unq1_0
test_pe/clk_gate_op_code_reg          3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
test_pe/test_debug_bit               10.2312      0.1     2.9988     7.2324  0.0000  test_debug_reg_DataWidth1_0
test_pe/test_debug_data             140.7672      1.3    52.7436    84.6720  0.0000  test_debug_reg_DataWidth16_0
test_pe/test_debug_data/clk_gate_debug_val_reg
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
test_pe/test_lut                     60.8580      0.6    15.1704    42.3360  0.0000  test_lut_DataWidth1_0
test_pe/test_lut/clk_gate_GEN_LUT[0].lut_reg
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
test_pe/test_opt_reg_a              229.8492      2.1   141.8256    84.6720  0.0000  test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_d               15.8760      0.1    10.5840     5.2920  0.0000  test_opt_reg_DataWidth1_3
test_pe/test_opt_reg_e               15.1704      0.1     9.8784     5.2920  0.0000  test_opt_reg_DataWidth1_5
test_pe/test_opt_reg_f               15.1704      0.1     9.8784     5.2920  0.0000  test_opt_reg_DataWidth1_4
test_pe/test_opt_reg_file           198.0972      1.8   110.0736    84.6720  0.0000  test_opt_reg_file_DataWidth16_0
test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg[0]
                                      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
test_pe/test_pe_comp               2953.6416     26.8   541.7244     0.0000  0.0000  test_pe_comp_unq1_0
test_pe/test_pe_comp/GEN_ADD[0].full_add
                                    117.1296      1.1   117.1296     0.0000  0.0000  test_full_add_DataWidth16_0
test_pe/test_pe_comp/cmpr            10.5840      0.1    10.5840     0.0000  0.0000  test_cmpr_0
test_pe/test_pe_comp/test_mult_add
                                   2083.4604     18.9  2083.4604     0.0000  0.0000  test_mult_add_DataWidth16_0
test_pe/test_pe_comp/test_shifter   200.7432      1.8   200.7432     0.0000  0.0000  test_shifter_unq1_DataWidth16_0
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------
Total                                                  3946.9501  7082.4601  0.0000

1
