$date
	Sat Sep 28 15:04:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signext_tb $end
$var wire 16 ! y [15:0] $end
$var reg 8 " a [7:0] $end
$scope module uut $end
$var wire 8 # a [7:0] $end
$var wire 16 $ y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111111111110011 $
b11110011 #
b11110011 "
b1111111111110011 !
$end
#1
b1001111 !
b1001111 $
b1001111 "
b1001111 #
#2
