Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:49:22 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.695        0.000                      0                 1451        0.109        0.000                      0                 1451       54.305        0.000                       0                   532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.695        0.000                      0                 1447        0.109        0.000                      0                 1447       54.305        0.000                       0                   532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.995        0.000                      0                    4        0.721        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.595ns  (logic 61.086ns (58.966%)  route 42.509ns (41.034%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.913   107.025    sm/M_alum_out[0]
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.116   107.141 r  sm/ram_reg_i_32/O
                         net (fo=2, routed)           0.478   107.620    sm/brams/override_address
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.321   107.941 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.806   108.747    brams/bram2/ram_reg_1[0]
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   115.443    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.443    
                         arrival time                        -108.747    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.992ns  (logic 61.021ns (58.679%)  route 42.971ns (41.321%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.312   107.425    sm/M_alum_out[0]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124   107.549 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.573   108.122    sm/D_states_q[2]_i_17_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124   108.246 r  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.433   108.680    sm/D_states_q[2]_i_6_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124   108.804 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.340   109.144    sm/D_states_d__0[2]
    SLICE_X49Y1          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.452   115.968    sm/clk
    SLICE_X49Y1          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)       -0.067   116.053    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.053    
                         arrival time                        -109.144    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.577ns  (logic 61.093ns (58.983%)  route 42.484ns (41.017%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 116.007 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.913   107.025    sm/M_alum_out[0]
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.116   107.141 r  sm/ram_reg_i_32/O
                         net (fo=2, routed)           0.478   107.620    sm/brams/override_address
    SLICE_X12Y3          LUT4 (Prop_lut4_I0_O)        0.328   107.948 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.782   108.729    brams/bram1/ADDRARDADDR[0]
    RAMB18_X0Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.492   116.007    brams/bram1/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.267    
                         clock uncertainty           -0.035   116.232    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.666    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.666    
                         arrival time                        -108.729    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.988ns  (logic 61.021ns (58.681%)  route 42.967ns (41.319%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.131   107.244    sm/M_alum_out[0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I0_O)        0.124   107.368 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.522   107.890    sm/D_states_q[1]_i_17_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124   108.014 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           1.002   109.016    sm/D_states_q[1]_i_4_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124   109.140 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   109.140    sm/D_states_d__0[1]
    SLICE_X51Y1          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.453   115.969    sm/clk
    SLICE_X51Y1          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.156    
                         clock uncertainty           -0.035   116.121    
    SLICE_X51Y1          FDRE (Setup_fdre_C_D)        0.029   116.150    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.150    
                         arrival time                        -109.141    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.868ns  (logic 60.758ns (58.495%)  route 43.110ns (41.505%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.588   105.693    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.124   105.817 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.610   106.427    sm/D_states_q[3]_i_32_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.551 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.624   107.175    sm/D_states_q[3]_i_26_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124   107.299 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.639   107.939    sm/D_states_q[3]_i_7_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I1_O)        0.124   108.063 r  sm/D_states_q[3]_i_2/O
                         net (fo=2, routed)           0.312   108.375    sm/D_states_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124   108.499 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.521   109.020    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.449   115.965    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X47Y2          FDSE (Setup_fdse_C_D)       -0.067   116.050    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                        -109.020    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.738ns  (logic 61.021ns (58.822%)  route 42.717ns (41.178%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.295   107.408    sm/M_alum_out[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124   107.532 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.466   107.998    sm/D_states_q[0]_i_15_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.124   108.122 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.312   108.434    sm/D_states_q[0]_i_6_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.124   108.558 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.332   108.890    sm/D_states_d__0[0]
    SLICE_X50Y2          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.453   115.969    sm/clk
    SLICE_X50Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.156    
                         clock uncertainty           -0.035   116.121    
    SLICE_X50Y2          FDSE (Setup_fdse_C_D)       -0.031   116.090    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.090    
                         arrival time                        -108.890    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.624ns  (logic 60.758ns (58.633%)  route 42.866ns (41.367%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.588   105.693    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.124   105.817 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.610   106.427    sm/D_states_q[3]_i_32_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.551 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.624   107.175    sm/D_states_q[3]_i_26_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124   107.299 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.639   107.939    sm/D_states_q[3]_i_7_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I1_O)        0.124   108.063 r  sm/D_states_q[3]_i_2/O
                         net (fo=2, routed)           0.589   108.652    sm/D_states_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124   108.776 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.776    sm/D_states_d__0[3]
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.449   115.965    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X47Y2          FDSE (Setup_fdse_C_D)        0.031   116.148    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.148    
                         arrival time                        -108.776    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.452ns  (logic 60.897ns (58.865%)  route 42.555ns (41.135%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.012   107.125    sm/M_alum_out[0]
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124   107.249 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.900   108.149    sm/D_states_q[4]_i_5_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I4_O)        0.124   108.273 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.332   108.605    sm/D_states_d__0[4]
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.449   115.965    sm/clk
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X46Y1          FDSE (Setup_fdse_C_D)       -0.031   116.086    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.086    
                         arrival time                        -108.605    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.349ns  (logic 61.093ns (59.113%)  route 42.256ns (40.887%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.911   107.023    sm/M_alum_out[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.118   107.141 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.465   107.607    sm/D_states_q[7]_i_10_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.326   107.933 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.568   108.501    sm/D_states_d__0[6]
    SLICE_X45Y1          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.449   115.965    sm/clk
    SLICE_X45Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.081   116.036    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.036    
                         arrival time                        -108.501    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.109ns  (logic 61.093ns (59.251%)  route 42.016ns (40.749%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    display/clk
    SLICE_X12Y7          FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  display/D_sclk_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.978     6.608    display/D_sclk_counter_q_reg[4]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.322     6.930 f  display/mem_reg_0_3_0_0_i_9/O
                         net (fo=10, routed)          0.500     7.430    display/D_sclk_counter_q_reg[3]_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.348     7.778 f  display/mem_reg_0_3_0_0_i_6/O
                         net (fo=56, routed)          1.765     9.544    sm/M_display_reading
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.598    10.265    sm/ram_reg_i_128_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  sm/ram_reg_i_101/O
                         net (fo=64, routed)          1.741    12.130    L_reg/M_sm_ra1[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  L_reg/D_registers_q[7][31]_i_122/O
                         net (fo=2, routed)           1.133    13.387    L_reg/D_registers_q[7][31]_i_122_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152    13.539 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=51, routed)          0.723    14.263    sm/M_alum_a[31]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.332    14.595 r  sm/D_registers_q[7][31]_i_245/O
                         net (fo=1, routed)           0.000    14.595    alum/S[0]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.127 r  alum/D_registers_q_reg[7][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.127    alum/D_registers_q_reg[7][31]_i_236_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.241 r  alum/D_registers_q_reg[7][31]_i_231/CO[3]
                         net (fo=1, routed)           0.000    15.241    alum/D_registers_q_reg[7][31]_i_231_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.355 r  alum/D_registers_q_reg[7][31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/D_registers_q_reg[7][31]_i_226_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.469 r  alum/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    15.469    alum/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.583 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    15.583    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.697    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.811    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.925    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.196 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          0.714    16.910    alum/temp_out0[31]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.739 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.739    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.853    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.967    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.081    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.195    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.309 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.309    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.423 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.423    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.546    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.703 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.086    19.789    alum/temp_out0[30]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    20.118 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.668 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.668    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.782 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.782    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.896 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.896    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.010 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.010    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.124 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.124    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.238 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.238    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.352 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.352    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.466 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.466    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.623 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.985    22.608    alum/temp_out0[29]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.937 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.937    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.470 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.470    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.587 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.587    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.704 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.704    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.821 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.821    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.938 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.055 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.055    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.172 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.172    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.289 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.289    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.446 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.921    25.367    alum/temp_out0[28]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.699 r  alum/D_registers_q[7][27]_i_57/O
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q[7][27]_i_57_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.249 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.591 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.591    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.705 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.705    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.819 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.819    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.933 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.933    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.047 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.047    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.204 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.915    28.120    alum/temp_out0[27]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.449 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.449    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.999 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.999    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.113 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.227 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.227    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.341 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.455 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.455    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.569 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.569    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.683 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    29.692    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.806 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.806    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.963 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    30.885    alum/temp_out0[26]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    31.214 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    31.214    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.764 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.764    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.106    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.220    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    32.343    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.457 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.457    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.571 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.571    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.728 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.053    33.782    alum/temp_out0[25]
    SLICE_X35Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.567 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.681 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.681    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.795 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.795    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.909 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.909    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.023 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.023    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.137 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.137    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.251 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    35.260    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.104    36.634    alum/temp_out0[24]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.963 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.513 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.513    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.627 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.627    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.741 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.741    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.855 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.855    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.969 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.969    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.083 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.083    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.197    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    38.320    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.477 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.999    39.477    alum/temp_out0[23]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.277 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.277    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.394 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.511 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.511    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.628 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.628    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.745 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.745    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.862 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.979 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.979    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.096 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.105    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.262 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    42.365    alum/temp_out0[22]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    43.168 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.168    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.285 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.285    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.402 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.402    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.519 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.519    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.636 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.636    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.753 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.753    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.870 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.870    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.987 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.987    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.144 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.875    45.019    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    45.351 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.901 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.901    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.015 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.015    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.129 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.129    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.243 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.243    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.357 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.357    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.471 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.471    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.585 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.585    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.699 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.708    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.865 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.062    47.927    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.256 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.806 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  alum/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.920    alum/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  alum/D_registers_q_reg[7][19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.034    alum/D_registers_q_reg[7][19]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  alum/D_registers_q_reg[7][19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.148    alum/D_registers_q_reg[7][19]_i_36_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  alum/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.262    alum/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  alum/D_registers_q_reg[7][19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    49.376    alum/D_registers_q_reg[7][19]_i_26_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    49.499    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.613 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.613    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.770 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.110    50.880    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    51.209 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.209    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.742 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.742    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.859 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.859    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.976 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.976    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.093 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.093    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.210    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.327    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.444    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.570    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.727 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    53.946    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    54.734 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.734    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.848    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.962 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.962    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.076 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.076    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.190 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.190    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.304 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.304    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.418 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.418    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.532 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.532    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.689 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.005    56.694    alum/temp_out0[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.479 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.049 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.049    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.163 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    58.172    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.286    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.443 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.895    59.338    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.667 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.217 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.217    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.331 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.331    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.445 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.445    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.559 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.559    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.673 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.673    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.787 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.787    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.901 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.910    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.024 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.024    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.181 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.058    62.239    alum/temp_out0[15]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    62.568 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.568    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.118 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.118    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.232 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.232    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.346 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.346    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.460 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.460    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.574 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.574    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.688 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.697    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.811 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.811    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.925 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.925    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.082 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.117    65.199    alum/temp_out0[14]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.528 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.078 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.078    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.192 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    66.192    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.306 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.306    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.420 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.420    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.534 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.534    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.648 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.648    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.762 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.762    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.876 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.876    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.033 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.127    68.160    alum/temp_out0[13]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    68.489 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.489    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.039 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.039    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.153 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.153    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.267 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.267    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.381 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.381    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.495 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.495    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.609 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.609    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.723 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.723    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.837 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.837    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.994 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.125    71.118    alum/temp_out0[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.447 r  alum/D_registers_q[7][11]_i_63/O
                         net (fo=1, routed)           0.000    71.447    alum/D_registers_q[7][11]_i_63_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.997 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.997    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.111 r  alum/D_registers_q_reg[7][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000    72.111    alum/D_registers_q_reg[7][11]_i_51_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.225 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.225    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.339 r  alum/D_registers_q_reg[7][11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.339    alum/D_registers_q_reg[7][11]_i_41_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.453    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.681    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.795    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.952 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.090    74.042    alum/temp_out0[11]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.371 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.371    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.772 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.772    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.886 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.886    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.000 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.000    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.114 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.114    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.228 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.228    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.342 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.342    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.456 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.456    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.570 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.570    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.727 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.127    76.854    alum/temp_out0[10]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    77.183 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.183    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.833 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.833    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.950 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.950    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.067 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.067    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.184 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.184    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.301 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.301    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.418 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.535 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.535    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.692 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.076    79.768    alum/temp_out0[9]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    80.100 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.100    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.650 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.650    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.764 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.764    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.878 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.878    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.992 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.992    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.106 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.106    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.220 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.220    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.334 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.334    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.448 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.448    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.605 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.941    82.546    alum/temp_out0[8]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.331 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    83.331    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.445 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.445    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.559 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.286 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.061    85.348    alum/temp_out0[7]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.329    85.677 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.677    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.210 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.327 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.327    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.444 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.561 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    86.561    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.678 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    86.678    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.795 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    86.795    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.912 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.912    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.029 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.186 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.788    87.973    alum/temp_out0[6]
    SLICE_X39Y5          LUT3 (Prop_lut3_I0_O)        0.332    88.305 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.305    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.855 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    88.855    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.969 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    88.969    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    89.083    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    89.197    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.311 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    89.311    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.425 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.425    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.539 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.810 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    90.746    alum/temp_out0[5]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.329    91.075 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.075    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.608 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.608    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.725 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.842 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.842    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.959 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.959    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.076 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.076    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.193    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.310 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.427 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.427    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.584 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.988    93.572    alum/temp_out0[4]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.904 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    93.904    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.454 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.568 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.568    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.682 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    94.682    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.796 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    94.796    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.910 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.024 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.024    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.138 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.138    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.252 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.252    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.409 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.086    96.495    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    96.824 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.824    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.374 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.374    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.488 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.488    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.602 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.602    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.716 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.716    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.830 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.830    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.944 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.944    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.058 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.058    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.172 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.172    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.329 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.035    99.364    alum/temp_out0[2]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.329    99.693 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.693    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.927 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.927    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.041 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   101.041    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.198 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.949   102.147    alum/temp_out0[1]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329   102.476 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.476    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.026 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.026    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.140 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.140    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.254 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.254    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.368 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.368    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.482 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.482    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.596 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.596    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.710 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.710    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.824 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.824    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.981 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.795   104.776    sm/temp_out0[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.329   105.105 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.105    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.317 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.497   105.814    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.113 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.911   107.023    sm/M_alum_out[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I4_O)        0.118   107.141 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.319   107.460    sm/D_states_q[7]_i_10_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.326   107.786 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.475   108.261    sm/D_states_d__0[7]
    SLICE_X45Y1          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.449   115.965    sm/clk
    SLICE_X45Y1          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X45Y1          FDSE (Setup_fdse_C_D)       -0.061   116.056    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.056    
                         arrival time                        -108.261    
  -------------------------------------------------------------------
                         slack                                  7.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.309%)  route 0.237ns (62.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.558     1.502    reset_cond/clk
    SLICE_X37Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.643 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=298, routed)         0.237     1.880    L_reg/Q[0]
    SLICE_X34Y17         FDRE                                         r  L_reg/D_registers_q_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.823     2.013    L_reg/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  L_reg/D_registers_q_reg[3][15]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X34Y17         FDRE (Hold_fdre_C_R)         0.009     1.771    L_reg/D_registers_q_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.714    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.834     2.024    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.075     1.583    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.572%)  route 0.336ns (70.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    sr2/clk
    SLICE_X28Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.984    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.572%)  route 0.336ns (70.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    sr2/clk
    SLICE_X28Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.984    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.572%)  route 0.336ns (70.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    sr2/clk
    SLICE_X28Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.984    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.572%)  route 0.336ns (70.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    sr2/clk
    SLICE_X28Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.984    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.567     1.511    gameclk/clk
    SLICE_X55Y2          FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.091     1.743    sm/D_last_q
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.788    sm/D_game_tick_q_i_1_n_0
    SLICE_X54Y2          FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.838     2.028    sm/clk
    SLICE_X54Y2          FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.504     1.524    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.121     1.645    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.956%)  route 0.319ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.563     1.507    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/clk
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.319     1.990    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y1          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/clk
    SLICE_X36Y1          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.066     1.838    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.564     1.508    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/clk
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.728    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/clk
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.060     1.568    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.567     1.511    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/clk
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.731    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.837     2.027    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/clk
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.060     1.571    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y13   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X36Y21   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y21   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y23   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y21   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.999ns (21.685%)  route 3.608ns (78.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    sm/clk
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         1.250     6.920    sm/D_states_q_reg[5]_0[1]
    SLICE_X48Y4          LUT2 (Prop_lut2_I0_O)        0.154     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.453     8.527    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.327     8.854 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.905     9.759    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                105.995    

Slack (MET) :             105.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.999ns (21.685%)  route 3.608ns (78.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    sm/clk
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         1.250     6.920    sm/D_states_q_reg[5]_0[1]
    SLICE_X48Y4          LUT2 (Prop_lut2_I0_O)        0.154     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.453     8.527    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.327     8.854 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.905     9.759    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                105.995    

Slack (MET) :             105.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.999ns (21.685%)  route 3.608ns (78.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    sm/clk
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         1.250     6.920    sm/D_states_q_reg[5]_0[1]
    SLICE_X48Y4          LUT2 (Prop_lut2_I0_O)        0.154     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.453     8.527    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.327     8.854 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.905     9.759    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                105.995    

Slack (MET) :             105.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.999ns (21.706%)  route 3.603ns (78.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.568     5.152    sm/clk
    SLICE_X46Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDSE (Prop_fdse_C_Q)         0.518     5.670 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         1.250     6.920    sm/D_states_q_reg[5]_0[1]
    SLICE_X48Y4          LUT2 (Prop_lut2_I0_O)        0.154     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.453     8.527    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.327     8.854 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.901     9.755    fifo_reset_cond/AS[0]
    SLICE_X33Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X33Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                105.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.942%)  route 0.702ns (79.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDSE (Prop_fdse_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=189, routed)         0.377     2.027    sm/D_states_q_reg[3]_rep_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.072 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.325     2.397    fifo_reset_cond/AS[0]
    SLICE_X33Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X33Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X33Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.840%)  route 0.707ns (79.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDSE (Prop_fdse_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=189, routed)         0.377     2.027    sm/D_states_q_reg[3]_rep_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.072 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.401    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X32Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.840%)  route 0.707ns (79.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDSE (Prop_fdse_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=189, routed)         0.377     2.027    sm/D_states_q_reg[3]_rep_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.072 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.401    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X32Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.840%)  route 0.707ns (79.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    sm/clk
    SLICE_X47Y2          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDSE (Prop_fdse_C_Q)         0.141     1.650 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=189, routed)         0.377     2.027    sm/D_states_q_reg[3]_rep_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.072 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.401    fifo_reset_cond/AS[0]
    SLICE_X32Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X32Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X32Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.726    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.977ns  (logic 11.619ns (30.594%)  route 26.359ns (69.406%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.958    34.877    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.152    35.029 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.330    39.359    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    43.120 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.120    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.896ns  (logic 11.386ns (30.044%)  route 26.511ns (69.956%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.922    34.841    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    34.965 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.518    39.483    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.039 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.039    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.745ns  (logic 11.613ns (30.767%)  route 26.132ns (69.233%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 f  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.733    34.652    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.150    34.802 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.328    39.130    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.887 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.887    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.436ns  (logic 11.383ns (30.408%)  route 26.052ns (69.592%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.799    34.718    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.124    34.842 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.182    39.025    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.578 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.578    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.399ns  (logic 11.374ns (30.413%)  route 26.025ns (69.587%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.733    34.652    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124    34.776 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.221    38.998    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.542 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.542    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.946ns  (logic 11.609ns (31.423%)  route 25.336ns (68.577%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 f  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.922    34.841    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.153    34.994 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.344    38.338    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.088 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.088    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.769ns  (logic 11.381ns (30.952%)  route 25.388ns (69.048%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.488     8.148    L_reg/M_sm_timer[9]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  L_reg/L_14ae0a51_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.976     9.249    L_reg/L_14ae0a51_remainder0_carry_i_21__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  L_reg/L_14ae0a51_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.269    10.641    L_reg/L_14ae0a51_remainder0_carry__0_i_9__1_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124    10.765 f  L_reg/L_14ae0a51_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.685    11.450    L_reg/L_14ae0a51_remainder0_carry_i_15__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  L_reg/L_14ae0a51_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.811    12.385    L_reg/L_14ae0a51_remainder0_carry_i_8__1_n_0
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.509 r  L_reg/L_14ae0a51_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.610    13.119    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.504 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.504    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.838 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.242    15.080    L_reg/L_14ae0a51_remainder0_3[5]
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.383 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.526    15.909    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.033 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.873    16.906    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.152    17.058 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.056    18.114    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.352    18.466 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.786    19.252    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.966    20.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.328    20.901 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.701    21.601    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.108 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.108    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.222    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.975    23.511    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.817 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.250    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.374 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.196    25.569    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.150    25.719 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.635    26.354    L_reg/i__carry_i_13__3_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.358    26.712 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.793    27.505    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.831 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.649    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.154    28.803 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    29.319    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.327    29.646 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.646    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.196 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.196    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.310 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.310    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.532 r  timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.392    timerseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.299    31.691 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    32.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.589    33.221    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.450    33.795    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.919 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.958    34.877    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    35.001 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.359    38.360    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.911 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.911    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.812ns  (logic 11.510ns (32.139%)  route 24.302ns (67.861%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=4 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.762     7.355    L_reg/M_sm_pac[12]
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.507 r  L_reg/L_14ae0a51_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.129     8.636    L_reg/L_14ae0a51_remainder0_carry_i_23_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.332     8.968 f  L_reg/L_14ae0a51_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.803     9.771    L_reg/L_14ae0a51_remainder0_carry_i_18_n_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.150     9.921 f  L_reg/L_14ae0a51_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.379    L_reg/L_14ae0a51_remainder0_carry_i_20_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.326    10.705 r  L_reg/L_14ae0a51_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.664    11.368    L_reg/L_14ae0a51_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.492 r  L_reg/L_14ae0a51_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.492    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.070 f  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/O[2]
                         net (fo=1, routed)           0.794    12.864    L_reg/L_14ae0a51_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.329    13.193 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.210    14.403    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.326    14.729 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.877    15.606    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.730 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.642    16.371    L_reg/i__carry__0_i_19_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.152    16.523 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.699    17.222    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.360    17.582 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.733    18.316    L_reg/i__carry_i_11_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.326    18.642 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.489    19.130    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.637 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.637    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.971 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.288    21.260    aseg_driver/decimal_renderer/D_registers_q_reg[2][8][1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    21.563 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.959    22.521    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.124    22.645 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.022    23.668    L_reg/i__carry_i_13_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.118    23.786 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.105    24.890    L_reg/i__carry_i_23_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.326    25.216 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.819    26.035    L_reg/i__carry_i_13_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152    26.187 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.820    27.007    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.326    27.333 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.333    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.883 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.883    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.997 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.997    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.310 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.172    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    29.478 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    29.966    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    30.090 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.151    31.240    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.364 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.781    32.145    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.269 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.044    33.313    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.150    33.463 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.707    37.170    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.949 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.949    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.924ns  (logic 11.272ns (32.277%)  route 23.652ns (67.723%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=4 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.762     7.355    L_reg/M_sm_pac[12]
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.507 r  L_reg/L_14ae0a51_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.129     8.636    L_reg/L_14ae0a51_remainder0_carry_i_23_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.332     8.968 f  L_reg/L_14ae0a51_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.803     9.771    L_reg/L_14ae0a51_remainder0_carry_i_18_n_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.150     9.921 f  L_reg/L_14ae0a51_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.379    L_reg/L_14ae0a51_remainder0_carry_i_20_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.326    10.705 r  L_reg/L_14ae0a51_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.664    11.368    L_reg/L_14ae0a51_remainder0_carry_i_10_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.492 r  L_reg/L_14ae0a51_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.492    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.070 f  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/O[2]
                         net (fo=1, routed)           0.794    12.864    L_reg/L_14ae0a51_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.329    13.193 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.210    14.403    L_reg/i__carry_i_13__0_n_0
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.326    14.729 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.877    15.606    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.730 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.642    16.371    L_reg/i__carry__0_i_19_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.152    16.523 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.699    17.222    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.360    17.582 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.733    18.316    L_reg/i__carry_i_11_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.326    18.642 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.489    19.130    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.637 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.637    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.971 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.288    21.260    aseg_driver/decimal_renderer/D_registers_q_reg[2][8][1]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.303    21.563 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.959    22.521    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.124    22.645 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.022    23.668    L_reg/i__carry_i_13_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.118    23.786 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.105    24.890    L_reg/i__carry_i_23_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.326    25.216 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.819    26.035    L_reg/i__carry_i_13_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152    26.187 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.820    27.007    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.326    27.333 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.333    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.883 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.883    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.997 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.997    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.310 r  aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.172    aseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    29.478 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    29.966    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    30.090 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.151    31.240    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.364 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.781    32.145    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.124    32.269 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.044    33.313    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124    33.437 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.056    36.493    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.061 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.061    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.669ns  (logic 12.096ns (34.891%)  route 22.572ns (65.109%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.225     7.831    L_reg/M_sm_pbc[6]
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.955 r  L_reg/L_14ae0a51_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           0.877     8.832    L_reg/L_14ae0a51_remainder0_carry_i_29__0_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.956 f  L_reg/L_14ae0a51_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.996     9.952    L_reg/L_14ae0a51_remainder0_carry_i_16__0_n_0
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.153    10.105 f  L_reg/L_14ae0a51_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.278    10.383    L_reg/L_14ae0a51_remainder0_carry_i_19__0_n_0
    SLICE_X50Y18         LUT5 (Prop_lut5_I3_O)        0.323    10.706 r  L_reg/L_14ae0a51_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.799    11.505    L_reg/L_14ae0a51_remainder0_carry_i_10__0_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.328    11.833 r  L_reg/L_14ae0a51_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.833    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.383 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.605 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.030    13.635    L_reg/L_14ae0a51_remainder0_1[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.327    13.962 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.006    14.969    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I4_O)        0.326    15.295 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.728    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.878 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.013    16.891    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.354    17.245 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.897    L_reg/i__carry_i_19__1_n_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.354    18.251 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.972    19.223    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.332    19.555 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    19.887    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.407 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.407    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.524 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.524    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.847 f  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    21.689    L_reg/L_14ae0a51_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.306    21.995 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.143    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X55Y19         LUT5 (Prop_lut5_I0_O)        0.124    22.267 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.327    23.594    L_reg/i__carry_i_14__0_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.146    23.740 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.877    24.617    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.328    24.945 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.837    25.782    L_reg/i__carry_i_20__1_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.124    25.906 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.016    26.923    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y16         LUT3 (Prop_lut3_I1_O)        0.152    27.075 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.523    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.326    27.849 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.382 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.382    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.499 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.616 r  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.616    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.835 f  bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.649    29.484    bseg_driver/decimal_renderer/L_14ae0a51_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.295    29.779 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.042    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.124    30.166 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    30.764    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.888 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.972    31.860    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    31.984 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.007    32.991    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I0_O)        0.153    33.144 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.974    36.118    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.819 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.819    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.410ns (74.012%)  route 0.495ns (25.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    display/clk
    SLICE_X11Y7          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.495     2.145    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.414 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.418ns (73.224%)  route 0.518ns (26.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    display/clk
    SLICE_X11Y9          FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.518     2.168    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.445 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.445    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.407ns (72.479%)  route 0.534ns (27.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    display/clk
    SLICE_X11Y9          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.534     2.184    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.450 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.432ns (73.625%)  route 0.513ns (26.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    display/clk
    SLICE_X10Y7          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.513     2.186    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.454 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.420ns (64.870%)  route 0.769ns (35.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.565     1.509    display/clk
    SLICE_X11Y8          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=20, routed)          0.769     2.419    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.698 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.454ns (64.588%)  route 0.797ns (35.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.554     1.498    bseg_driver/ctr/clk
    SLICE_X54Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.392     2.054    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.099 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.504    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.749 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.749    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.479ns (64.178%)  route 0.825ns (35.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.554     1.498    bseg_driver/ctr/clk
    SLICE_X54Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.392     2.054    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.046     2.100 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.533    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.802 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.802    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.456ns (62.172%)  route 0.886ns (37.828%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.554     1.498    bseg_driver/ctr/clk
    SLICE_X54Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.469     2.131    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.176 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.593    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.840 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.840    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.492ns (63.517%)  route 0.857ns (36.483%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.554     1.498    bseg_driver/ctr/clk
    SLICE_X54Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.469     2.131    bseg_driver/ctr/S[1]
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.043     2.174 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.562    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.846 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.846    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.432ns (55.345%)  route 1.155ns (44.655%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.576     2.277    aseg_driver/ctr/S[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.322 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.902    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.125 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.125    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 1.643ns (32.526%)  route 3.408ns (67.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.434     3.953    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.974     5.051    reset_cond/M_reset_cond_in
    SLICE_X36Y19         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.434     4.839    reset_cond/clk
    SLICE_X36Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.643ns (33.162%)  route 3.311ns (66.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.434     3.953    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.877     4.954    reset_cond/M_reset_cond_in
    SLICE_X37Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.438     4.843    reset_cond/clk
    SLICE_X37Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.643ns (34.495%)  route 3.120ns (65.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.434     3.953    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.686     4.763    reset_cond/M_reset_cond_in
    SLICE_X36Y23         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.430     4.835    reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.643ns (34.495%)  route 3.120ns (65.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.434     3.953    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.686     4.763    reset_cond/M_reset_cond_in
    SLICE_X36Y23         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.430     4.835    reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.260ns  (logic 1.658ns (38.925%)  route 2.602ns (61.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.602     4.136    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.260 r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.260    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.445     4.850    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/clk
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.639ns (39.089%)  route 2.553ns (60.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.553     4.068    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.192 r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.192    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.448     4.853    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.640ns (40.054%)  route 2.455ns (59.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.455     3.971    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.095    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.446     4.851    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/clk
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.653ns (40.401%)  route 2.439ns (59.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.439     3.968    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.092    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.448     4.853    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 1.630ns (40.528%)  route 2.392ns (59.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.392     3.899    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.023 r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.023    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y4          FDRE                                         r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.444     4.849    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/clk
    SLICE_X34Y4          FDRE                                         r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.641ns (41.108%)  route 2.352ns (58.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.352     3.869    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.993    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X36Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.446     4.851    cond_butt_next_play/sync/clk
    SLICE_X36Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.313ns (28.404%)  route 0.789ns (71.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.789     1.056    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X8Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.101 r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.101    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.837     2.027    forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/clk
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_1397634368[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.319ns (23.187%)  route 1.056ns (76.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.056     1.330    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.375 r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.375    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y4          FDRE                                         r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.831     2.021    forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/clk
    SLICE_X34Y4          FDRE                                         r  forLoop_idx_0_1397634368[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.330ns (23.590%)  route 1.069ns (76.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.353    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.398 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.398    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X36Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X36Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.329ns (23.185%)  route 1.089ns (76.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.089     1.372    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.417 r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.417    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.833     2.023    forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/clk
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_213578449[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.341ns (24.060%)  route 1.078ns (75.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.078     1.374    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.419 r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.419    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.834     2.024    forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_1397634368[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.327ns (22.365%)  route 1.135ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.135     1.417    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.462 r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.462    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.834     2.024    forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y0          FDRE                                         r  forLoop_idx_0_213578449[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.347ns (23.210%)  route 1.147ns (76.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.147     1.449    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.494 r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.494    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.832     2.022    forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/clk
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_1397634368[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.331ns (19.803%)  route 1.342ns (80.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.073     1.360    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.269     1.673    reset_cond/M_reset_cond_in
    SLICE_X36Y23         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.817     2.007    reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.331ns (19.803%)  route 1.342ns (80.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.073     1.360    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.269     1.673    reset_cond/M_reset_cond_in
    SLICE_X36Y23         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.817     2.007    reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.331ns (18.948%)  route 1.417ns (81.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.073     1.360    reset_cond/butt_reset_IBUF
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.344     1.749    reset_cond/M_reset_cond_in
    SLICE_X37Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.825     2.015    reset_cond/clk
    SLICE_X37Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





