

================================================================
== Vitis HLS Report for 'sensor'
================================================================
* Date:           Sat Nov  4 13:03:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sensor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       1|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       1|     20|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |P_blk_n  |   9|          2|    1|          2|
    |T_blk_n  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |  18|          4|    2|          4|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|        sensor|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|        sensor|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|        sensor|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|        sensor|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|        sensor|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|        sensor|  return value|
|cmd_in    |   in|    8|     ap_none|        cmd_in|       pointer|
|T_din     |  out|   32|     ap_fifo|             T|       pointer|
|T_full_n  |   in|    1|     ap_fifo|             T|       pointer|
|T_write   |  out|    1|     ap_fifo|             T|       pointer|
|P_din     |  out|   32|     ap_fifo|             P|       pointer|
|P_full_n  |   in|    1|     ap_fifo|             P|       pointer|
|P_write   |  out|    1|     ap_fifo|             P|       pointer|
+----------+-----+-----+------------+--------------+--------------+

