
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 15:42:24 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 15:42:24 Fri Aug 02 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 15:42:33 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 15:42:33 Fri Aug 02 2019  | Report Synthesis Utilization of matrixmul_hwt0                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:10s
