// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_6u_hard_tanh_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer2_out_dout,
        layer2_out_num_data_valid,
        layer2_out_fifo_cap,
        layer2_out_empty_n,
        layer2_out_read,
        layer4_out_din,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_full_n,
        layer4_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [131:0] layer2_out_dout;
input  [10:0] layer2_out_num_data_valid;
input  [10:0] layer2_out_fifo_cap;
input   layer2_out_empty_n;
output   layer2_out_read;
output  [47:0] layer4_out_din;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_full_n;
output   layer4_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer2_out_read;
reg layer4_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln476_fu_129_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer2_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer4_out_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [21:0] trunc_ln486_fu_146_p1;
reg   [21:0] trunc_ln486_reg_1680;
reg   [21:0] tmp_s_reg_1685;
reg   [21:0] tmp_11_reg_1690;
reg   [21:0] tmp_12_reg_1695;
reg   [21:0] tmp_13_reg_1700;
reg   [21:0] tmp_14_reg_1705;
wire   [11:0] add_ln491_fu_265_p2;
reg   [11:0] add_ln491_reg_1710;
reg   [0:0] tmp_44_reg_1717;
wire   [0:0] icmp_ln491_fu_283_p2;
reg   [0:0] icmp_ln491_reg_1726;
reg   [0:0] tmp_49_reg_1731;
wire   [11:0] add_ln491_2_fu_362_p2;
reg   [11:0] add_ln491_2_reg_1737;
reg   [0:0] tmp_52_reg_1744;
wire   [0:0] icmp_ln491_1_fu_380_p2;
reg   [0:0] icmp_ln491_1_reg_1753;
reg   [0:0] tmp_55_reg_1758;
wire   [11:0] add_ln491_4_fu_459_p2;
reg   [11:0] add_ln491_4_reg_1764;
reg   [0:0] tmp_58_reg_1771;
wire   [0:0] icmp_ln491_2_fu_477_p2;
reg   [0:0] icmp_ln491_2_reg_1780;
reg   [0:0] tmp_61_reg_1785;
wire   [11:0] add_ln491_6_fu_556_p2;
reg   [11:0] add_ln491_6_reg_1791;
reg   [0:0] tmp_64_reg_1798;
wire   [0:0] icmp_ln491_3_fu_574_p2;
reg   [0:0] icmp_ln491_3_reg_1807;
reg   [0:0] tmp_67_reg_1812;
wire   [11:0] add_ln491_8_fu_653_p2;
reg   [11:0] add_ln491_8_reg_1818;
reg   [0:0] tmp_70_reg_1825;
wire   [0:0] icmp_ln491_4_fu_671_p2;
reg   [0:0] icmp_ln491_4_reg_1834;
reg   [0:0] tmp_73_reg_1839;
wire   [11:0] add_ln491_10_fu_750_p2;
reg   [11:0] add_ln491_10_reg_1845;
reg   [0:0] tmp_76_reg_1852;
wire   [0:0] icmp_ln491_5_fu_768_p2;
reg   [0:0] icmp_ln491_5_reg_1861;
reg   [0:0] tmp_79_reg_1866;
reg   [9:0] i_fu_104;
wire   [9:0] i_2_fu_135_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
wire   [22:0] shl_ln_fu_200_p3;
wire  signed [23:0] sext_ln486_fu_207_p1;
wire   [23:0] sigmoid_fu_211_p2;
wire   [0:0] icmp_ln487_fu_217_p2;
wire   [0:0] tmp_fu_223_p3;
wire   [0:0] or_ln487_fu_231_p2;
wire   [10:0] select_ln487_fu_237_p3;
wire   [10:0] trunc_ln491_fu_245_p1;
wire   [10:0] select_ln487_1_fu_249_p3;
wire   [11:0] shl_ln1_fu_257_p3;
wire   [1:0] trunc_ln491_1_fu_279_p1;
wire   [22:0] and_ln_fu_297_p3;
wire  signed [23:0] sext_ln486_1_fu_304_p1;
wire   [23:0] sigmoid_1_fu_308_p2;
wire   [0:0] icmp_ln487_1_fu_314_p2;
wire   [0:0] tmp_51_fu_320_p3;
wire   [0:0] or_ln487_1_fu_328_p2;
wire   [10:0] select_ln487_2_fu_334_p3;
wire   [10:0] trunc_ln491_2_fu_342_p1;
wire   [10:0] select_ln487_3_fu_346_p3;
wire   [11:0] shl_ln491_s_fu_354_p3;
wire   [1:0] trunc_ln491_4_fu_376_p1;
wire   [22:0] and_ln486_s_fu_394_p3;
wire  signed [23:0] sext_ln486_2_fu_401_p1;
wire   [23:0] sigmoid_2_fu_405_p2;
wire   [0:0] icmp_ln487_2_fu_411_p2;
wire   [0:0] tmp_57_fu_417_p3;
wire   [0:0] or_ln487_2_fu_425_p2;
wire   [10:0] select_ln487_4_fu_431_p3;
wire   [10:0] trunc_ln491_5_fu_439_p1;
wire   [10:0] select_ln487_5_fu_443_p3;
wire   [11:0] shl_ln491_1_fu_451_p3;
wire   [1:0] trunc_ln491_7_fu_473_p1;
wire   [22:0] and_ln486_1_fu_491_p3;
wire  signed [23:0] sext_ln486_3_fu_498_p1;
wire   [23:0] sigmoid_3_fu_502_p2;
wire   [0:0] icmp_ln487_3_fu_508_p2;
wire   [0:0] tmp_63_fu_514_p3;
wire   [0:0] or_ln487_3_fu_522_p2;
wire   [10:0] select_ln487_6_fu_528_p3;
wire   [10:0] trunc_ln491_8_fu_536_p1;
wire   [10:0] select_ln487_7_fu_540_p3;
wire   [11:0] shl_ln491_2_fu_548_p3;
wire   [1:0] trunc_ln491_10_fu_570_p1;
wire   [22:0] and_ln486_2_fu_588_p3;
wire  signed [23:0] sext_ln486_4_fu_595_p1;
wire   [23:0] sigmoid_4_fu_599_p2;
wire   [0:0] icmp_ln487_4_fu_605_p2;
wire   [0:0] tmp_69_fu_611_p3;
wire   [0:0] or_ln487_4_fu_619_p2;
wire   [10:0] select_ln487_8_fu_625_p3;
wire   [10:0] trunc_ln491_11_fu_633_p1;
wire   [10:0] select_ln487_9_fu_637_p3;
wire   [11:0] shl_ln491_3_fu_645_p3;
wire   [1:0] trunc_ln491_12_fu_667_p1;
wire   [22:0] and_ln486_3_fu_685_p3;
wire  signed [23:0] sext_ln486_5_fu_692_p1;
wire   [23:0] sigmoid_5_fu_696_p2;
wire   [0:0] icmp_ln487_5_fu_702_p2;
wire   [0:0] tmp_75_fu_708_p3;
wire   [0:0] or_ln487_5_fu_716_p2;
wire   [10:0] select_ln487_10_fu_722_p3;
wire   [10:0] trunc_ln491_13_fu_730_p1;
wire   [10:0] select_ln487_11_fu_734_p3;
wire   [11:0] shl_ln491_4_fu_742_p3;
wire   [1:0] trunc_ln491_15_fu_764_p1;
wire   [0:0] tmp_46_fu_791_p3;
wire   [0:0] or_ln491_fu_805_p2;
wire   [0:0] tmp_48_fu_798_p3;
wire   [0:0] and_ln491_fu_810_p2;
wire   [7:0] trunc_ln_fu_782_p4;
wire   [7:0] zext_ln491_fu_816_p1;
wire   [7:0] add_ln491_1_fu_820_p2;
wire   [0:0] tmp_50_fu_826_p3;
wire   [0:0] xor_ln491_1_fu_840_p2;
wire   [0:0] xor_ln491_fu_834_p2;
wire   [0:0] and_ln491_1_fu_851_p2;
wire   [0:0] or_ln491_1_fu_845_p2;
wire   [0:0] xor_ln491_2_fu_861_p2;
wire   [0:0] xor_ln491_3_fu_866_p2;
wire   [0:0] or_ln491_2_fu_872_p2;
wire   [0:0] xor_ln491_4_fu_878_p2;
wire   [0:0] and_ln491_2_fu_856_p2;
wire   [0:0] and_ln491_4_fu_889_p2;
wire   [0:0] or_ln491_3_fu_894_p2;
wire   [0:0] and_ln491_3_fu_883_p2;
wire   [0:0] xor_ln491_5_fu_900_p2;
wire   [0:0] or_ln491_4_fu_913_p2;
wire   [7:0] select_ln491_fu_905_p3;
wire   [0:0] tmp_53_fu_936_p3;
wire   [0:0] or_ln491_5_fu_950_p2;
wire   [0:0] tmp_54_fu_943_p3;
wire   [0:0] and_ln491_5_fu_955_p2;
wire   [7:0] trunc_ln491_3_fu_927_p4;
wire   [7:0] zext_ln491_1_fu_961_p1;
wire   [7:0] add_ln491_3_fu_965_p2;
wire   [0:0] tmp_56_fu_971_p3;
wire   [0:0] xor_ln491_7_fu_985_p2;
wire   [0:0] xor_ln491_6_fu_979_p2;
wire   [0:0] and_ln491_6_fu_996_p2;
wire   [0:0] or_ln491_6_fu_990_p2;
wire   [0:0] xor_ln491_8_fu_1006_p2;
wire   [0:0] xor_ln491_9_fu_1011_p2;
wire   [0:0] or_ln491_7_fu_1017_p2;
wire   [0:0] xor_ln491_10_fu_1023_p2;
wire   [0:0] and_ln491_7_fu_1001_p2;
wire   [0:0] and_ln491_9_fu_1034_p2;
wire   [0:0] or_ln491_8_fu_1039_p2;
wire   [0:0] and_ln491_8_fu_1028_p2;
wire   [0:0] xor_ln491_11_fu_1045_p2;
wire   [0:0] or_ln491_9_fu_1058_p2;
wire   [7:0] select_ln491_2_fu_1050_p3;
wire   [0:0] tmp_59_fu_1081_p3;
wire   [0:0] or_ln491_10_fu_1095_p2;
wire   [0:0] tmp_60_fu_1088_p3;
wire   [0:0] and_ln491_10_fu_1100_p2;
wire   [7:0] trunc_ln491_6_fu_1072_p4;
wire   [7:0] zext_ln491_2_fu_1106_p1;
wire   [7:0] add_ln491_5_fu_1110_p2;
wire   [0:0] tmp_62_fu_1116_p3;
wire   [0:0] xor_ln491_13_fu_1130_p2;
wire   [0:0] xor_ln491_12_fu_1124_p2;
wire   [0:0] and_ln491_11_fu_1141_p2;
wire   [0:0] or_ln491_11_fu_1135_p2;
wire   [0:0] xor_ln491_14_fu_1151_p2;
wire   [0:0] xor_ln491_15_fu_1156_p2;
wire   [0:0] or_ln491_12_fu_1162_p2;
wire   [0:0] xor_ln491_16_fu_1168_p2;
wire   [0:0] and_ln491_12_fu_1146_p2;
wire   [0:0] and_ln491_14_fu_1179_p2;
wire   [0:0] or_ln491_13_fu_1184_p2;
wire   [0:0] and_ln491_13_fu_1173_p2;
wire   [0:0] xor_ln491_17_fu_1190_p2;
wire   [0:0] or_ln491_14_fu_1203_p2;
wire   [7:0] select_ln491_4_fu_1195_p3;
wire   [0:0] tmp_65_fu_1226_p3;
wire   [0:0] or_ln491_15_fu_1240_p2;
wire   [0:0] tmp_66_fu_1233_p3;
wire   [0:0] and_ln491_15_fu_1245_p2;
wire   [7:0] trunc_ln491_9_fu_1217_p4;
wire   [7:0] zext_ln491_3_fu_1251_p1;
wire   [7:0] add_ln491_7_fu_1255_p2;
wire   [0:0] tmp_68_fu_1261_p3;
wire   [0:0] xor_ln491_19_fu_1275_p2;
wire   [0:0] xor_ln491_18_fu_1269_p2;
wire   [0:0] and_ln491_16_fu_1286_p2;
wire   [0:0] or_ln491_16_fu_1280_p2;
wire   [0:0] xor_ln491_20_fu_1296_p2;
wire   [0:0] xor_ln491_21_fu_1301_p2;
wire   [0:0] or_ln491_17_fu_1307_p2;
wire   [0:0] xor_ln491_22_fu_1313_p2;
wire   [0:0] and_ln491_17_fu_1291_p2;
wire   [0:0] and_ln491_19_fu_1324_p2;
wire   [0:0] or_ln491_18_fu_1329_p2;
wire   [0:0] and_ln491_18_fu_1318_p2;
wire   [0:0] xor_ln491_23_fu_1335_p2;
wire   [0:0] or_ln491_19_fu_1348_p2;
wire   [7:0] select_ln491_6_fu_1340_p3;
wire   [0:0] tmp_71_fu_1371_p3;
wire   [0:0] or_ln491_20_fu_1385_p2;
wire   [0:0] tmp_72_fu_1378_p3;
wire   [0:0] and_ln491_20_fu_1390_p2;
wire   [7:0] trunc_ln491_s_fu_1362_p4;
wire   [7:0] zext_ln491_4_fu_1396_p1;
wire   [7:0] add_ln491_9_fu_1400_p2;
wire   [0:0] tmp_74_fu_1406_p3;
wire   [0:0] xor_ln491_25_fu_1420_p2;
wire   [0:0] xor_ln491_24_fu_1414_p2;
wire   [0:0] and_ln491_21_fu_1431_p2;
wire   [0:0] or_ln491_21_fu_1425_p2;
wire   [0:0] xor_ln491_26_fu_1441_p2;
wire   [0:0] xor_ln491_27_fu_1446_p2;
wire   [0:0] or_ln491_22_fu_1452_p2;
wire   [0:0] xor_ln491_28_fu_1458_p2;
wire   [0:0] and_ln491_22_fu_1436_p2;
wire   [0:0] and_ln491_24_fu_1469_p2;
wire   [0:0] or_ln491_23_fu_1474_p2;
wire   [0:0] and_ln491_23_fu_1463_p2;
wire   [0:0] xor_ln491_29_fu_1480_p2;
wire   [0:0] or_ln491_24_fu_1493_p2;
wire   [7:0] select_ln491_8_fu_1485_p3;
wire   [0:0] tmp_77_fu_1516_p3;
wire   [0:0] or_ln491_25_fu_1530_p2;
wire   [0:0] tmp_78_fu_1523_p3;
wire   [0:0] and_ln491_25_fu_1535_p2;
wire   [7:0] trunc_ln491_14_fu_1507_p4;
wire   [7:0] zext_ln491_5_fu_1541_p1;
wire   [7:0] add_ln491_11_fu_1545_p2;
wire   [0:0] tmp_80_fu_1551_p3;
wire   [0:0] xor_ln491_31_fu_1565_p2;
wire   [0:0] xor_ln491_30_fu_1559_p2;
wire   [0:0] and_ln491_26_fu_1576_p2;
wire   [0:0] or_ln491_26_fu_1570_p2;
wire   [0:0] xor_ln491_32_fu_1586_p2;
wire   [0:0] xor_ln491_33_fu_1591_p2;
wire   [0:0] or_ln491_27_fu_1597_p2;
wire   [0:0] xor_ln491_34_fu_1603_p2;
wire   [0:0] and_ln491_27_fu_1581_p2;
wire   [0:0] and_ln491_29_fu_1614_p2;
wire   [0:0] or_ln491_28_fu_1619_p2;
wire   [0:0] and_ln491_28_fu_1608_p2;
wire   [0:0] xor_ln491_35_fu_1625_p2;
wire   [0:0] or_ln491_29_fu_1638_p2;
wire   [7:0] select_ln491_10_fu_1630_p3;
wire   [7:0] select_ln491_11_fu_1644_p3;
wire   [7:0] out_data_4_fu_1499_p3;
wire   [7:0] out_data_3_fu_1354_p3;
wire   [7:0] out_data_2_fu_1209_p3;
wire   [7:0] out_data_1_fu_1064_p3;
wire   [7:0] out_data_fu_919_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_178;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i_fu_104 = 10'd0;
end

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((icmp_ln476_fu_129_p2 == 1'd0)) begin
            i_fu_104 <= i_2_fu_135_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_104 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln491_10_reg_1845[11 : 2] <= add_ln491_10_fu_750_p2[11 : 2];
        add_ln491_2_reg_1737[11 : 2] <= add_ln491_2_fu_362_p2[11 : 2];
        add_ln491_4_reg_1764[11 : 2] <= add_ln491_4_fu_459_p2[11 : 2];
        add_ln491_6_reg_1791[11 : 2] <= add_ln491_6_fu_556_p2[11 : 2];
        add_ln491_8_reg_1818[11 : 2] <= add_ln491_8_fu_653_p2[11 : 2];
        add_ln491_reg_1710[11 : 2] <= add_ln491_fu_265_p2[11 : 2];
        icmp_ln491_1_reg_1753 <= icmp_ln491_1_fu_380_p2;
        icmp_ln491_2_reg_1780 <= icmp_ln491_2_fu_477_p2;
        icmp_ln491_3_reg_1807 <= icmp_ln491_3_fu_574_p2;
        icmp_ln491_4_reg_1834 <= icmp_ln491_4_fu_671_p2;
        icmp_ln491_5_reg_1861 <= icmp_ln491_5_fu_768_p2;
        icmp_ln491_reg_1726 <= icmp_ln491_fu_283_p2;
        tmp_44_reg_1717 <= add_ln491_fu_265_p2[32'd11];
        tmp_49_reg_1731 <= add_ln491_fu_265_p2[32'd10];
        tmp_52_reg_1744 <= add_ln491_2_fu_362_p2[32'd11];
        tmp_55_reg_1758 <= add_ln491_2_fu_362_p2[32'd10];
        tmp_58_reg_1771 <= add_ln491_4_fu_459_p2[32'd11];
        tmp_61_reg_1785 <= add_ln491_4_fu_459_p2[32'd10];
        tmp_64_reg_1798 <= add_ln491_6_fu_556_p2[32'd11];
        tmp_67_reg_1812 <= add_ln491_6_fu_556_p2[32'd10];
        tmp_70_reg_1825 <= add_ln491_8_fu_653_p2[32'd11];
        tmp_73_reg_1839 <= add_ln491_8_fu_653_p2[32'd10];
        tmp_76_reg_1852 <= add_ln491_10_fu_750_p2[32'd11];
        tmp_79_reg_1866 <= add_ln491_10_fu_750_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_11_reg_1690 <= {{layer2_out_dout[65:44]}};
        tmp_12_reg_1695 <= {{layer2_out_dout[87:66]}};
        tmp_13_reg_1700 <= {{layer2_out_dout[109:88]}};
        tmp_14_reg_1705 <= {{layer2_out_dout[131:110]}};
        tmp_s_reg_1685 <= {{layer2_out_dout[43:22]}};
        trunc_ln486_reg_1680 <= trunc_ln486_fu_146_p1;
    end
end

always @ (*) begin
    if (((icmp_ln476_fu_129_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_blk_n = layer2_out_empty_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_read = 1'b1;
    end else begin
        layer2_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer4_out_blk_n = layer4_out_full_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer4_out_write = 1'b1;
    end else begin
        layer4_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln491_10_fu_750_p2 = ($signed(shl_ln491_4_fu_742_p3) + $signed(12'd3072));

assign add_ln491_11_fu_1545_p2 = (trunc_ln491_14_fu_1507_p4 + zext_ln491_5_fu_1541_p1);

assign add_ln491_1_fu_820_p2 = (trunc_ln_fu_782_p4 + zext_ln491_fu_816_p1);

assign add_ln491_2_fu_362_p2 = ($signed(shl_ln491_s_fu_354_p3) + $signed(12'd3072));

assign add_ln491_3_fu_965_p2 = (trunc_ln491_3_fu_927_p4 + zext_ln491_1_fu_961_p1);

assign add_ln491_4_fu_459_p2 = ($signed(shl_ln491_1_fu_451_p3) + $signed(12'd3072));

assign add_ln491_5_fu_1110_p2 = (trunc_ln491_6_fu_1072_p4 + zext_ln491_2_fu_1106_p1);

assign add_ln491_6_fu_556_p2 = ($signed(shl_ln491_2_fu_548_p3) + $signed(12'd3072));

assign add_ln491_7_fu_1255_p2 = (trunc_ln491_9_fu_1217_p4 + zext_ln491_3_fu_1251_p1);

assign add_ln491_8_fu_653_p2 = ($signed(shl_ln491_3_fu_645_p3) + $signed(12'd3072));

assign add_ln491_9_fu_1400_p2 = (trunc_ln491_s_fu_1362_p4 + zext_ln491_4_fu_1396_p1);

assign add_ln491_fu_265_p2 = ($signed(shl_ln1_fu_257_p3) + $signed(12'd3072));

assign and_ln486_1_fu_491_p3 = {{tmp_12_reg_1695}, {1'd0}};

assign and_ln486_2_fu_588_p3 = {{tmp_13_reg_1700}, {1'd0}};

assign and_ln486_3_fu_685_p3 = {{tmp_14_reg_1705}, {1'd0}};

assign and_ln486_s_fu_394_p3 = {{tmp_11_reg_1690}, {1'd0}};

assign and_ln491_10_fu_1100_p2 = (tmp_60_fu_1088_p3 & or_ln491_10_fu_1095_p2);

assign and_ln491_11_fu_1141_p2 = (xor_ln491_12_fu_1124_p2 & tmp_58_reg_1771);

assign and_ln491_12_fu_1146_p2 = (tmp_61_reg_1785 & and_ln491_11_fu_1141_p2);

assign and_ln491_13_fu_1173_p2 = (xor_ln491_16_fu_1168_p2 & or_ln491_12_fu_1162_p2);

assign and_ln491_14_fu_1179_p2 = (tmp_62_fu_1116_p3 & tmp_58_reg_1771);

assign and_ln491_15_fu_1245_p2 = (tmp_66_fu_1233_p3 & or_ln491_15_fu_1240_p2);

assign and_ln491_16_fu_1286_p2 = (xor_ln491_18_fu_1269_p2 & tmp_64_reg_1798);

assign and_ln491_17_fu_1291_p2 = (tmp_67_reg_1812 & and_ln491_16_fu_1286_p2);

assign and_ln491_18_fu_1318_p2 = (xor_ln491_22_fu_1313_p2 & or_ln491_17_fu_1307_p2);

assign and_ln491_19_fu_1324_p2 = (tmp_68_fu_1261_p3 & tmp_64_reg_1798);

assign and_ln491_1_fu_851_p2 = (xor_ln491_fu_834_p2 & tmp_44_reg_1717);

assign and_ln491_20_fu_1390_p2 = (tmp_72_fu_1378_p3 & or_ln491_20_fu_1385_p2);

assign and_ln491_21_fu_1431_p2 = (xor_ln491_24_fu_1414_p2 & tmp_70_reg_1825);

assign and_ln491_22_fu_1436_p2 = (tmp_73_reg_1839 & and_ln491_21_fu_1431_p2);

assign and_ln491_23_fu_1463_p2 = (xor_ln491_28_fu_1458_p2 & or_ln491_22_fu_1452_p2);

assign and_ln491_24_fu_1469_p2 = (tmp_74_fu_1406_p3 & tmp_70_reg_1825);

assign and_ln491_25_fu_1535_p2 = (tmp_78_fu_1523_p3 & or_ln491_25_fu_1530_p2);

assign and_ln491_26_fu_1576_p2 = (xor_ln491_30_fu_1559_p2 & tmp_76_reg_1852);

assign and_ln491_27_fu_1581_p2 = (tmp_79_reg_1866 & and_ln491_26_fu_1576_p2);

assign and_ln491_28_fu_1608_p2 = (xor_ln491_34_fu_1603_p2 & or_ln491_27_fu_1597_p2);

assign and_ln491_29_fu_1614_p2 = (tmp_80_fu_1551_p3 & tmp_76_reg_1852);

assign and_ln491_2_fu_856_p2 = (tmp_49_reg_1731 & and_ln491_1_fu_851_p2);

assign and_ln491_3_fu_883_p2 = (xor_ln491_4_fu_878_p2 & or_ln491_2_fu_872_p2);

assign and_ln491_4_fu_889_p2 = (tmp_50_fu_826_p3 & tmp_44_reg_1717);

assign and_ln491_5_fu_955_p2 = (tmp_54_fu_943_p3 & or_ln491_5_fu_950_p2);

assign and_ln491_6_fu_996_p2 = (xor_ln491_6_fu_979_p2 & tmp_52_reg_1744);

assign and_ln491_7_fu_1001_p2 = (tmp_55_reg_1758 & and_ln491_6_fu_996_p2);

assign and_ln491_8_fu_1028_p2 = (xor_ln491_10_fu_1023_p2 & or_ln491_7_fu_1017_p2);

assign and_ln491_9_fu_1034_p2 = (tmp_56_fu_971_p3 & tmp_52_reg_1744);

assign and_ln491_fu_810_p2 = (tmp_48_fu_798_p3 & or_ln491_fu_805_p2);

assign and_ln_fu_297_p3 = {{tmp_s_reg_1685}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer2_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (layer4_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_178 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign i_2_fu_135_p2 = (ap_sig_allocacmp_i_1 + 10'd1);

assign icmp_ln476_fu_129_p2 = ((ap_sig_allocacmp_i_1 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln487_1_fu_314_p2 = (($signed(sigmoid_1_fu_308_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln487_2_fu_411_p2 = (($signed(sigmoid_2_fu_405_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln487_3_fu_508_p2 = (($signed(sigmoid_3_fu_502_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln487_4_fu_605_p2 = (($signed(sigmoid_4_fu_599_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln487_5_fu_702_p2 = (($signed(sigmoid_5_fu_696_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln487_fu_217_p2 = (($signed(sigmoid_fu_211_p2) > $signed(24'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln491_1_fu_380_p2 = ((trunc_ln491_4_fu_376_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_2_fu_477_p2 = ((trunc_ln491_7_fu_473_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_3_fu_574_p2 = ((trunc_ln491_10_fu_570_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_4_fu_671_p2 = ((trunc_ln491_12_fu_667_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_5_fu_768_p2 = ((trunc_ln491_15_fu_764_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_fu_283_p2 = ((trunc_ln491_1_fu_279_p1 != 2'd0) ? 1'b1 : 1'b0);

assign layer4_out_din = {{{{{{select_ln491_11_fu_1644_p3}, {out_data_4_fu_1499_p3}}, {out_data_3_fu_1354_p3}}, {out_data_2_fu_1209_p3}}, {out_data_1_fu_1064_p3}}, {out_data_fu_919_p3}};

assign or_ln487_1_fu_328_p2 = (tmp_51_fu_320_p3 | icmp_ln487_1_fu_314_p2);

assign or_ln487_2_fu_425_p2 = (tmp_57_fu_417_p3 | icmp_ln487_2_fu_411_p2);

assign or_ln487_3_fu_522_p2 = (tmp_63_fu_514_p3 | icmp_ln487_3_fu_508_p2);

assign or_ln487_4_fu_619_p2 = (tmp_69_fu_611_p3 | icmp_ln487_4_fu_605_p2);

assign or_ln487_5_fu_716_p2 = (tmp_75_fu_708_p3 | icmp_ln487_5_fu_702_p2);

assign or_ln487_fu_231_p2 = (tmp_fu_223_p3 | icmp_ln487_fu_217_p2);

assign or_ln491_10_fu_1095_p2 = (tmp_59_fu_1081_p3 | icmp_ln491_2_reg_1780);

assign or_ln491_11_fu_1135_p2 = (xor_ln491_13_fu_1130_p2 | tmp_62_fu_1116_p3);

assign or_ln491_12_fu_1162_p2 = (xor_ln491_15_fu_1156_p2 | tmp_62_fu_1116_p3);

assign or_ln491_13_fu_1184_p2 = (and_ln491_14_fu_1179_p2 | and_ln491_12_fu_1146_p2);

assign or_ln491_14_fu_1203_p2 = (xor_ln491_17_fu_1190_p2 | and_ln491_13_fu_1173_p2);

assign or_ln491_15_fu_1240_p2 = (tmp_65_fu_1226_p3 | icmp_ln491_3_reg_1807);

assign or_ln491_16_fu_1280_p2 = (xor_ln491_19_fu_1275_p2 | tmp_68_fu_1261_p3);

assign or_ln491_17_fu_1307_p2 = (xor_ln491_21_fu_1301_p2 | tmp_68_fu_1261_p3);

assign or_ln491_18_fu_1329_p2 = (and_ln491_19_fu_1324_p2 | and_ln491_17_fu_1291_p2);

assign or_ln491_19_fu_1348_p2 = (xor_ln491_23_fu_1335_p2 | and_ln491_18_fu_1318_p2);

assign or_ln491_1_fu_845_p2 = (xor_ln491_1_fu_840_p2 | tmp_50_fu_826_p3);

assign or_ln491_20_fu_1385_p2 = (tmp_71_fu_1371_p3 | icmp_ln491_4_reg_1834);

assign or_ln491_21_fu_1425_p2 = (xor_ln491_25_fu_1420_p2 | tmp_74_fu_1406_p3);

assign or_ln491_22_fu_1452_p2 = (xor_ln491_27_fu_1446_p2 | tmp_74_fu_1406_p3);

assign or_ln491_23_fu_1474_p2 = (and_ln491_24_fu_1469_p2 | and_ln491_22_fu_1436_p2);

assign or_ln491_24_fu_1493_p2 = (xor_ln491_29_fu_1480_p2 | and_ln491_23_fu_1463_p2);

assign or_ln491_25_fu_1530_p2 = (tmp_77_fu_1516_p3 | icmp_ln491_5_reg_1861);

assign or_ln491_26_fu_1570_p2 = (xor_ln491_31_fu_1565_p2 | tmp_80_fu_1551_p3);

assign or_ln491_27_fu_1597_p2 = (xor_ln491_33_fu_1591_p2 | tmp_80_fu_1551_p3);

assign or_ln491_28_fu_1619_p2 = (and_ln491_29_fu_1614_p2 | and_ln491_27_fu_1581_p2);

assign or_ln491_29_fu_1638_p2 = (xor_ln491_35_fu_1625_p2 | and_ln491_28_fu_1608_p2);

assign or_ln491_2_fu_872_p2 = (xor_ln491_3_fu_866_p2 | tmp_50_fu_826_p3);

assign or_ln491_3_fu_894_p2 = (and_ln491_4_fu_889_p2 | and_ln491_2_fu_856_p2);

assign or_ln491_4_fu_913_p2 = (xor_ln491_5_fu_900_p2 | and_ln491_3_fu_883_p2);

assign or_ln491_5_fu_950_p2 = (tmp_53_fu_936_p3 | icmp_ln491_1_reg_1753);

assign or_ln491_6_fu_990_p2 = (xor_ln491_7_fu_985_p2 | tmp_56_fu_971_p3);

assign or_ln491_7_fu_1017_p2 = (xor_ln491_9_fu_1011_p2 | tmp_56_fu_971_p3);

assign or_ln491_8_fu_1039_p2 = (and_ln491_9_fu_1034_p2 | and_ln491_7_fu_1001_p2);

assign or_ln491_9_fu_1058_p2 = (xor_ln491_11_fu_1045_p2 | and_ln491_8_fu_1028_p2);

assign or_ln491_fu_805_p2 = (tmp_46_fu_791_p3 | icmp_ln491_reg_1726);

assign out_data_1_fu_1064_p3 = ((or_ln491_9_fu_1058_p2[0:0] == 1'b1) ? select_ln491_2_fu_1050_p3 : add_ln491_3_fu_965_p2);

assign out_data_2_fu_1209_p3 = ((or_ln491_14_fu_1203_p2[0:0] == 1'b1) ? select_ln491_4_fu_1195_p3 : add_ln491_5_fu_1110_p2);

assign out_data_3_fu_1354_p3 = ((or_ln491_19_fu_1348_p2[0:0] == 1'b1) ? select_ln491_6_fu_1340_p3 : add_ln491_7_fu_1255_p2);

assign out_data_4_fu_1499_p3 = ((or_ln491_24_fu_1493_p2[0:0] == 1'b1) ? select_ln491_8_fu_1485_p3 : add_ln491_9_fu_1400_p2);

assign out_data_fu_919_p3 = ((or_ln491_4_fu_913_p2[0:0] == 1'b1) ? select_ln491_fu_905_p3 : add_ln491_1_fu_820_p2);

assign select_ln487_10_fu_722_p3 = ((icmp_ln487_5_fu_702_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln487_11_fu_734_p3 = ((or_ln487_5_fu_716_p2[0:0] == 1'b1) ? select_ln487_10_fu_722_p3 : trunc_ln491_13_fu_730_p1);

assign select_ln487_1_fu_249_p3 = ((or_ln487_fu_231_p2[0:0] == 1'b1) ? select_ln487_fu_237_p3 : trunc_ln491_fu_245_p1);

assign select_ln487_2_fu_334_p3 = ((icmp_ln487_1_fu_314_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln487_3_fu_346_p3 = ((or_ln487_1_fu_328_p2[0:0] == 1'b1) ? select_ln487_2_fu_334_p3 : trunc_ln491_2_fu_342_p1);

assign select_ln487_4_fu_431_p3 = ((icmp_ln487_2_fu_411_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln487_5_fu_443_p3 = ((or_ln487_2_fu_425_p2[0:0] == 1'b1) ? select_ln487_4_fu_431_p3 : trunc_ln491_5_fu_439_p1);

assign select_ln487_6_fu_528_p3 = ((icmp_ln487_3_fu_508_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln487_7_fu_540_p3 = ((or_ln487_3_fu_522_p2[0:0] == 1'b1) ? select_ln487_6_fu_528_p3 : trunc_ln491_8_fu_536_p1);

assign select_ln487_8_fu_625_p3 = ((icmp_ln487_4_fu_605_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln487_9_fu_637_p3 = ((or_ln487_4_fu_619_p2[0:0] == 1'b1) ? select_ln487_8_fu_625_p3 : trunc_ln491_11_fu_633_p1);

assign select_ln487_fu_237_p3 = ((icmp_ln487_fu_217_p2[0:0] == 1'b1) ? 11'd1024 : 11'd0);

assign select_ln491_10_fu_1630_p3 = ((and_ln491_28_fu_1608_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_11_fu_1644_p3 = ((or_ln491_29_fu_1638_p2[0:0] == 1'b1) ? select_ln491_10_fu_1630_p3 : add_ln491_11_fu_1545_p2);

assign select_ln491_2_fu_1050_p3 = ((and_ln491_8_fu_1028_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_4_fu_1195_p3 = ((and_ln491_13_fu_1173_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_6_fu_1340_p3 = ((and_ln491_18_fu_1318_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_8_fu_1485_p3 = ((and_ln491_23_fu_1463_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_fu_905_p3 = ((and_ln491_3_fu_883_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign sext_ln486_1_fu_304_p1 = $signed(and_ln_fu_297_p3);

assign sext_ln486_2_fu_401_p1 = $signed(and_ln486_s_fu_394_p3);

assign sext_ln486_3_fu_498_p1 = $signed(and_ln486_1_fu_491_p3);

assign sext_ln486_4_fu_595_p1 = $signed(and_ln486_2_fu_588_p3);

assign sext_ln486_5_fu_692_p1 = $signed(and_ln486_3_fu_685_p3);

assign sext_ln486_fu_207_p1 = $signed(shl_ln_fu_200_p3);

assign shl_ln1_fu_257_p3 = {{select_ln487_1_fu_249_p3}, {1'd0}};

assign shl_ln491_1_fu_451_p3 = {{select_ln487_5_fu_443_p3}, {1'd0}};

assign shl_ln491_2_fu_548_p3 = {{select_ln487_7_fu_540_p3}, {1'd0}};

assign shl_ln491_3_fu_645_p3 = {{select_ln487_9_fu_637_p3}, {1'd0}};

assign shl_ln491_4_fu_742_p3 = {{select_ln487_11_fu_734_p3}, {1'd0}};

assign shl_ln491_s_fu_354_p3 = {{select_ln487_3_fu_346_p3}, {1'd0}};

assign shl_ln_fu_200_p3 = {{trunc_ln486_reg_1680}, {1'd0}};

assign sigmoid_1_fu_308_p2 = ($signed(sext_ln486_1_fu_304_p1) + $signed(24'd512));

assign sigmoid_2_fu_405_p2 = ($signed(sext_ln486_2_fu_401_p1) + $signed(24'd512));

assign sigmoid_3_fu_502_p2 = ($signed(sext_ln486_3_fu_498_p1) + $signed(24'd512));

assign sigmoid_4_fu_599_p2 = ($signed(sext_ln486_4_fu_595_p1) + $signed(24'd512));

assign sigmoid_5_fu_696_p2 = ($signed(sext_ln486_5_fu_692_p1) + $signed(24'd512));

assign sigmoid_fu_211_p2 = ($signed(sext_ln486_fu_207_p1) + $signed(24'd512));

assign start_out = real_start;

assign tmp_46_fu_791_p3 = add_ln491_reg_1710[32'd3];

assign tmp_48_fu_798_p3 = add_ln491_reg_1710[32'd2];

assign tmp_50_fu_826_p3 = add_ln491_1_fu_820_p2[32'd7];

assign tmp_51_fu_320_p3 = sigmoid_1_fu_308_p2[32'd23];

assign tmp_53_fu_936_p3 = add_ln491_2_reg_1737[32'd3];

assign tmp_54_fu_943_p3 = add_ln491_2_reg_1737[32'd2];

assign tmp_56_fu_971_p3 = add_ln491_3_fu_965_p2[32'd7];

assign tmp_57_fu_417_p3 = sigmoid_2_fu_405_p2[32'd23];

assign tmp_59_fu_1081_p3 = add_ln491_4_reg_1764[32'd3];

assign tmp_60_fu_1088_p3 = add_ln491_4_reg_1764[32'd2];

assign tmp_62_fu_1116_p3 = add_ln491_5_fu_1110_p2[32'd7];

assign tmp_63_fu_514_p3 = sigmoid_3_fu_502_p2[32'd23];

assign tmp_65_fu_1226_p3 = add_ln491_6_reg_1791[32'd3];

assign tmp_66_fu_1233_p3 = add_ln491_6_reg_1791[32'd2];

assign tmp_68_fu_1261_p3 = add_ln491_7_fu_1255_p2[32'd7];

assign tmp_69_fu_611_p3 = sigmoid_4_fu_599_p2[32'd23];

assign tmp_71_fu_1371_p3 = add_ln491_8_reg_1818[32'd3];

assign tmp_72_fu_1378_p3 = add_ln491_8_reg_1818[32'd2];

assign tmp_74_fu_1406_p3 = add_ln491_9_fu_1400_p2[32'd7];

assign tmp_75_fu_708_p3 = sigmoid_5_fu_696_p2[32'd23];

assign tmp_77_fu_1516_p3 = add_ln491_10_reg_1845[32'd3];

assign tmp_78_fu_1523_p3 = add_ln491_10_reg_1845[32'd2];

assign tmp_80_fu_1551_p3 = add_ln491_11_fu_1545_p2[32'd7];

assign tmp_fu_223_p3 = sigmoid_fu_211_p2[32'd23];

assign trunc_ln486_fu_146_p1 = layer2_out_dout[21:0];

assign trunc_ln491_10_fu_570_p1 = add_ln491_6_fu_556_p2[1:0];

assign trunc_ln491_11_fu_633_p1 = sigmoid_4_fu_599_p2[10:0];

assign trunc_ln491_12_fu_667_p1 = add_ln491_8_fu_653_p2[1:0];

assign trunc_ln491_13_fu_730_p1 = sigmoid_5_fu_696_p2[10:0];

assign trunc_ln491_14_fu_1507_p4 = {{add_ln491_10_reg_1845[10:3]}};

assign trunc_ln491_15_fu_764_p1 = add_ln491_10_fu_750_p2[1:0];

assign trunc_ln491_1_fu_279_p1 = add_ln491_fu_265_p2[1:0];

assign trunc_ln491_2_fu_342_p1 = sigmoid_1_fu_308_p2[10:0];

assign trunc_ln491_3_fu_927_p4 = {{add_ln491_2_reg_1737[10:3]}};

assign trunc_ln491_4_fu_376_p1 = add_ln491_2_fu_362_p2[1:0];

assign trunc_ln491_5_fu_439_p1 = sigmoid_2_fu_405_p2[10:0];

assign trunc_ln491_6_fu_1072_p4 = {{add_ln491_4_reg_1764[10:3]}};

assign trunc_ln491_7_fu_473_p1 = add_ln491_4_fu_459_p2[1:0];

assign trunc_ln491_8_fu_536_p1 = sigmoid_3_fu_502_p2[10:0];

assign trunc_ln491_9_fu_1217_p4 = {{add_ln491_6_reg_1791[10:3]}};

assign trunc_ln491_fu_245_p1 = sigmoid_fu_211_p2[10:0];

assign trunc_ln491_s_fu_1362_p4 = {{add_ln491_8_reg_1818[10:3]}};

assign trunc_ln_fu_782_p4 = {{add_ln491_reg_1710[10:3]}};

assign xor_ln491_10_fu_1023_p2 = (tmp_52_reg_1744 ^ 1'd1);

assign xor_ln491_11_fu_1045_p2 = (tmp_52_reg_1744 ^ or_ln491_8_fu_1039_p2);

assign xor_ln491_12_fu_1124_p2 = (tmp_62_fu_1116_p3 ^ 1'd1);

assign xor_ln491_13_fu_1130_p2 = (tmp_61_reg_1785 ^ 1'd1);

assign xor_ln491_14_fu_1151_p2 = (tmp_58_reg_1771 ^ or_ln491_11_fu_1135_p2);

assign xor_ln491_15_fu_1156_p2 = (xor_ln491_14_fu_1151_p2 ^ 1'd1);

assign xor_ln491_16_fu_1168_p2 = (tmp_58_reg_1771 ^ 1'd1);

assign xor_ln491_17_fu_1190_p2 = (tmp_58_reg_1771 ^ or_ln491_13_fu_1184_p2);

assign xor_ln491_18_fu_1269_p2 = (tmp_68_fu_1261_p3 ^ 1'd1);

assign xor_ln491_19_fu_1275_p2 = (tmp_67_reg_1812 ^ 1'd1);

assign xor_ln491_1_fu_840_p2 = (tmp_49_reg_1731 ^ 1'd1);

assign xor_ln491_20_fu_1296_p2 = (tmp_64_reg_1798 ^ or_ln491_16_fu_1280_p2);

assign xor_ln491_21_fu_1301_p2 = (xor_ln491_20_fu_1296_p2 ^ 1'd1);

assign xor_ln491_22_fu_1313_p2 = (tmp_64_reg_1798 ^ 1'd1);

assign xor_ln491_23_fu_1335_p2 = (tmp_64_reg_1798 ^ or_ln491_18_fu_1329_p2);

assign xor_ln491_24_fu_1414_p2 = (tmp_74_fu_1406_p3 ^ 1'd1);

assign xor_ln491_25_fu_1420_p2 = (tmp_73_reg_1839 ^ 1'd1);

assign xor_ln491_26_fu_1441_p2 = (tmp_70_reg_1825 ^ or_ln491_21_fu_1425_p2);

assign xor_ln491_27_fu_1446_p2 = (xor_ln491_26_fu_1441_p2 ^ 1'd1);

assign xor_ln491_28_fu_1458_p2 = (tmp_70_reg_1825 ^ 1'd1);

assign xor_ln491_29_fu_1480_p2 = (tmp_70_reg_1825 ^ or_ln491_23_fu_1474_p2);

assign xor_ln491_2_fu_861_p2 = (tmp_44_reg_1717 ^ or_ln491_1_fu_845_p2);

assign xor_ln491_30_fu_1559_p2 = (tmp_80_fu_1551_p3 ^ 1'd1);

assign xor_ln491_31_fu_1565_p2 = (tmp_79_reg_1866 ^ 1'd1);

assign xor_ln491_32_fu_1586_p2 = (tmp_76_reg_1852 ^ or_ln491_26_fu_1570_p2);

assign xor_ln491_33_fu_1591_p2 = (xor_ln491_32_fu_1586_p2 ^ 1'd1);

assign xor_ln491_34_fu_1603_p2 = (tmp_76_reg_1852 ^ 1'd1);

assign xor_ln491_35_fu_1625_p2 = (tmp_76_reg_1852 ^ or_ln491_28_fu_1619_p2);

assign xor_ln491_3_fu_866_p2 = (xor_ln491_2_fu_861_p2 ^ 1'd1);

assign xor_ln491_4_fu_878_p2 = (tmp_44_reg_1717 ^ 1'd1);

assign xor_ln491_5_fu_900_p2 = (tmp_44_reg_1717 ^ or_ln491_3_fu_894_p2);

assign xor_ln491_6_fu_979_p2 = (tmp_56_fu_971_p3 ^ 1'd1);

assign xor_ln491_7_fu_985_p2 = (tmp_55_reg_1758 ^ 1'd1);

assign xor_ln491_8_fu_1006_p2 = (tmp_52_reg_1744 ^ or_ln491_6_fu_990_p2);

assign xor_ln491_9_fu_1011_p2 = (xor_ln491_8_fu_1006_p2 ^ 1'd1);

assign xor_ln491_fu_834_p2 = (tmp_50_fu_826_p3 ^ 1'd1);

assign zext_ln491_1_fu_961_p1 = and_ln491_5_fu_955_p2;

assign zext_ln491_2_fu_1106_p1 = and_ln491_10_fu_1100_p2;

assign zext_ln491_3_fu_1251_p1 = and_ln491_15_fu_1245_p2;

assign zext_ln491_4_fu_1396_p1 = and_ln491_20_fu_1390_p2;

assign zext_ln491_5_fu_1541_p1 = and_ln491_25_fu_1535_p2;

assign zext_ln491_fu_816_p1 = and_ln491_fu_810_p2;

always @ (posedge ap_clk) begin
    add_ln491_reg_1710[1:0] <= 2'b00;
    add_ln491_2_reg_1737[1:0] <= 2'b00;
    add_ln491_4_reg_1764[1:0] <= 2'b00;
    add_ln491_6_reg_1791[1:0] <= 2'b00;
    add_ln491_8_reg_1818[1:0] <= 2'b00;
    add_ln491_10_reg_1845[1:0] <= 2'b00;
end

endmodule //myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_6u_hard_tanh_config4_s
