TimeQuest Timing Analyzer report for sisa
Tue Jun 19 12:39:56 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:VGACONT|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'counter_div_clk[2]'
 16. Slow Model Hold: 'vga_controller:VGACONT|clk_25mhz'
 17. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 18. Slow Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'counter_div_clk[2]'
 34. Fast Model Setup: 'vga_controller:VGACONT|clk_25mhz'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'counter_div_clk[2]'
 38. Fast Model Hold: 'vga_controller:VGACONT|clk_25mhz'
 39. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 40. Fast Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'
 41. Fast Model Minimum Pulse Width: 'CLOCK_50'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; CLOCK_50                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                         ;
; counter_div_clk[2]               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }               ;
; vga_controller:VGACONT|clk_25mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:VGACONT|clk_25mhz } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 11.29 MHz  ; 11.29 MHz       ; counter_div_clk[2]               ;      ;
; 157.48 MHz ; 157.48 MHz      ; CLOCK_50                         ;      ;
; 182.05 MHz ; 182.05 MHz      ; vga_controller:VGACONT|clk_25mhz ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; counter_div_clk[2]               ; -87.553 ; -44678.864    ;
; vga_controller:VGACONT|clk_25mhz ; -86.859 ; -15189.899    ;
; CLOCK_50                         ; -82.849 ; -74652.838    ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -2.703 ; -5.398        ;
; counter_div_clk[2]               ; 0.445  ; 0.000         ;
; vga_controller:VGACONT|clk_25mhz ; 0.445  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; counter_div_clk[2]               ; -2.064 ; -2865.666     ;
; vga_controller:VGACONT|clk_25mhz ; -2.064 ; -1584.824     ;
; CLOCK_50                         ; -1.631 ; -5200.019     ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                           ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -87.553 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 88.584     ;
; -87.450 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 88.479     ;
; -87.450 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 88.479     ;
; -87.377 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 88.411     ;
; -87.377 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 88.411     ;
; -87.377 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 88.411     ;
; -87.356 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 88.385     ;
; -87.356 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 88.385     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][12]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][10]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.240 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.276     ;
; -87.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 88.249     ;
; -87.203 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 88.243     ;
; -87.100 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 88.138     ;
; -87.100 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 88.138     ;
; -87.091 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 88.115     ;
; -87.091 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~98   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 88.115     ;
; -87.081 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~122  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.117     ;
; -87.081 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.117     ;
; -87.081 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.117     ;
; -87.081 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~123  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 88.117     ;
; -87.062 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~88   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 88.096     ;
; -87.062 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~92   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 88.096     ;
; -87.027 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 88.070     ;
; -87.027 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 88.070     ;
; -87.027 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 88.070     ;
; -87.025 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 88.063     ;
; -87.009 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 88.042     ;
; -87.006 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 88.044     ;
; -87.006 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 88.044     ;
; -86.997 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 88.037     ;
; -86.995 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 88.025     ;
; -86.973 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 87.999     ;
; -86.973 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][3]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 87.999     ;
; -86.950 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.984     ;
; -86.950 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~63   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.984     ;
; -86.950 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~61   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.984     ;
; -86.940 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.974     ;
; -86.929 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.027     ; 87.940     ;
; -86.928 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 87.961     ;
; -86.921 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][15]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 87.960     ;
; -86.906 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 87.937     ;
; -86.906 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 87.937     ;
; -86.904 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 87.940     ;
; -86.904 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 87.940     ;
; -86.896 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 87.936     ;
; -86.894 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.932     ;
; -86.894 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.932     ;
; -86.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 87.911     ;
; -86.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~57   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 87.911     ;
; -86.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~65   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 87.911     ;
; -86.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 87.911     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][12]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][10]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 87.935     ;
; -86.881 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][2]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 87.916     ;
; -86.869 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 87.908     ;
; -86.855 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~143 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.009      ; 87.902     ;
; -86.835 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[6][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 87.870     ;
; -86.834 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 87.869     ;
; -86.833 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 87.860     ;
; -86.833 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 87.869     ;
; -86.833 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 87.869     ;
; -86.833 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 87.869     ;
; -86.825 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 87.845     ;
; -86.821 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 87.864     ;
; -86.821 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 87.864     ;
; -86.821 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 87.864     ;
; -86.816 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[4][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 87.845     ;
; -86.814 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][2]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 87.839     ;
; -86.814 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][3]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 87.839     ;
; -86.812 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 87.843     ;
; -86.812 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 87.843     ;
; -86.807 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~47  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.841     ;
; -86.807 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~46  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.841     ;
; -86.805 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 87.838     ;
; -86.800 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.838     ;
; -86.800 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.838     ;
; -86.797 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[4][3]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 87.823     ;
; -86.797 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[4][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 87.823     ;
; -86.794 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 87.823     ;
; -86.793 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.831     ;
; -86.793 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 87.831     ;
; -86.785 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~31  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 87.819     ;
; -86.780 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 87.813     ;
; -86.777 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 87.806     ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                                                                                         ; Launch Clock       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; -86.859 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.135     ; 87.684     ;
; -86.855 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.125     ; 87.690     ;
; -86.835 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.128     ; 87.667     ;
; -86.792 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 87.626     ;
; -86.509 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 87.343     ;
; -86.505 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.116     ; 87.349     ;
; -86.485 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 87.326     ;
; -86.484 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.123     ; 87.321     ;
; -86.472 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 87.311     ;
; -86.472 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.124     ; 87.308     ;
; -86.466 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.129     ; 87.297     ;
; -86.462 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.136     ; 87.286     ;
; -86.451 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 87.291     ;
; -86.443 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.122     ; 87.281     ;
; -86.442 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.117     ; 87.285     ;
; -86.439 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.116     ; 87.283     ;
; -86.419 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 87.258     ;
; -86.315 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.133     ; 87.142     ;
; -86.311 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.123     ; 87.148     ;
; -86.303 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 87.137     ;
; -86.299 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.116     ; 87.143     ;
; -86.291 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 87.125     ;
; -86.279 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 87.120     ;
; -86.248 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.124     ; 87.084     ;
; -86.236 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.117     ; 87.079     ;
; -86.202 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 87.036     ;
; -86.198 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.116     ; 87.042     ;
; -86.178 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 87.019     ;
; -86.135 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.117     ; 86.978     ;
; -86.134 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.980     ;
; -86.122 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.970     ;
; -86.122 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.115     ; 86.967     ;
; -86.116 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.956     ;
; -86.112 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.945     ;
; -86.111 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.133     ; 86.938     ;
; -86.107 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.123     ; 86.944     ;
; -86.101 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.111     ; 86.950     ;
; -86.093 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.113     ; 86.940     ;
; -86.089 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.107     ; 86.942     ;
; -86.087 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 86.921     ;
; -86.086 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.133     ; 86.913     ;
; -86.082 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.123     ; 86.919     ;
; -86.074 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.117     ; 86.917     ;
; -86.069 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.917     ;
; -86.062 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.126     ; 86.896     ;
; -86.044 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.124     ; 86.880     ;
; -86.019 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.124     ; 86.855     ;
; -85.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.132     ; 86.827     ;
; -85.995 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.122     ; 86.833     ;
; -85.975 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.125     ; 86.810     ;
; -85.940 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 86.779     ;
; -85.932 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.123     ; 86.769     ;
; -85.928 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.774     ;
; -85.928 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.769     ;
; -85.928 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.122     ; 86.766     ;
; -85.922 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.755     ;
; -85.918 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.134     ; 86.744     ;
; -85.916 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.764     ;
; -85.916 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.115     ; 86.761     ;
; -85.910 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.750     ;
; -85.907 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.118     ; 86.749     ;
; -85.906 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.739     ;
; -85.899 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.739     ;
; -85.895 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.111     ; 86.744     ;
; -85.895 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.741     ;
; -85.887 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.113     ; 86.734     ;
; -85.883 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.107     ; 86.736     ;
; -85.875 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.716     ;
; -85.863 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.711     ;
; -85.827 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.673     ;
; -85.815 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.663     ;
; -85.815 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.115     ; 86.660     ;
; -85.809 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.649     ;
; -85.805 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.638     ;
; -85.794 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.111     ; 86.643     ;
; -85.786 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.113     ; 86.633     ;
; -85.782 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.107     ; 86.635     ;
; -85.762 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.112     ; 86.610     ;
; -85.736 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 86.575     ;
; -85.724 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.565     ;
; -85.724 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.122     ; 86.562     ;
; -85.724 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.108     ; 86.576     ;
; -85.718 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.551     ;
; -85.714 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.134     ; 86.540     ;
; -85.711 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 86.550     ;
; -85.703 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.118     ; 86.545     ;
; -85.699 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.540     ;
; -85.699 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.122     ; 86.537     ;
; -85.695 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.535     ;
; -85.693 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.127     ; 86.526     ;
; -85.691 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.537     ;
; -85.689 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.134     ; 86.515     ;
; -85.678 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.118     ; 86.520     ;
; -85.671 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.512     ;
; -85.670 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.510     ;
; -85.666 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.114     ; 86.512     ;
; -85.646 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.119     ; 86.487     ;
; -85.624 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.120     ; 86.464     ;
; -85.612 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.118     ; 86.454     ;
; -85.612 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.121     ; 86.451     ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -82.849 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 84.302     ;
; -82.841 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 84.294     ;
; -82.837 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 84.290     ;
; -82.499 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.961     ;
; -82.491 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.953     ;
; -82.487 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.949     ;
; -82.305 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.760     ;
; -82.297 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.752     ;
; -82.293 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.755     ;
; -82.293 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.748     ;
; -82.285 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.747     ;
; -82.281 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.743     ;
; -82.192 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.654     ;
; -82.184 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.646     ;
; -82.180 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 83.642     ;
; -82.101 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.556     ;
; -82.093 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.548     ;
; -82.089 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.544     ;
; -82.076 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.531     ;
; -82.068 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.523     ;
; -82.064 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 83.519     ;
; -81.989 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 83.445     ;
; -81.981 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 83.437     ;
; -81.977 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 83.433     ;
; -80.616 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 82.067     ;
; -80.608 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 82.059     ;
; -80.604 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 82.055     ;
; -79.984 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 81.441     ;
; -79.976 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 81.433     ;
; -79.972 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 81.429     ;
; -79.859 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.314     ;
; -79.851 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.306     ;
; -79.847 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.302     ;
; -79.775 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 81.227     ;
; -79.767 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 81.219     ;
; -79.763 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 81.215     ;
; -79.759 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.212     ;
; -79.751 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.204     ;
; -79.747 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.200     ;
; -79.737 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.190     ;
; -79.729 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.182     ;
; -79.725 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 81.178     ;
; -79.723 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.178     ;
; -79.716 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 81.180     ;
; -79.715 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.170     ;
; -79.711 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 81.166     ;
; -79.708 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 81.172     ;
; -79.704 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 81.168     ;
; -79.651 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.116     ;
; -79.647 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.112     ;
; -79.643 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.108     ;
; -79.639 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.104     ;
; -79.639 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.104     ;
; -79.635 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 81.100     ;
; -79.584 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 81.042     ;
; -79.576 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 81.034     ;
; -79.572 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 81.030     ;
; -79.539 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.994     ;
; -79.531 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.986     ;
; -79.527 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.982     ;
; -79.438 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.893     ;
; -79.430 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.885     ;
; -79.426 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 80.881     ;
; -79.346 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.803     ;
; -79.338 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.795     ;
; -79.334 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.791     ;
; -79.308 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.766     ;
; -79.300 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.758     ;
; -79.296 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.754     ;
; -79.271 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.728     ;
; -79.263 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.720     ;
; -79.259 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.716     ;
; -79.224 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.689     ;
; -79.216 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.681     ;
; -79.212 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.677     ;
; -79.186 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.643     ;
; -79.185 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.650     ;
; -79.178 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.635     ;
; -79.177 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.642     ;
; -79.176 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 80.629     ;
; -79.174 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.631     ;
; -79.173 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 80.638     ;
; -79.168 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 80.621     ;
; -79.164 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 80.617     ;
; -79.155 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.613     ;
; -79.150 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 80.602     ;
; -79.147 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.605     ;
; -79.143 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 80.601     ;
; -79.142 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 80.594     ;
; -79.138 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 80.590     ;
; -79.119 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.573     ;
; -79.111 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.565     ;
; -79.107 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.561     ;
; -79.085 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.539     ;
; -79.077 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.531     ;
; -79.073 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 80.527     ;
; -79.028 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.485     ;
; -79.020 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.477     ;
; -79.016 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.473     ;
; -78.937 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 80.394     ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.703 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.871      ; 0.731      ;
; -2.695 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.203 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.871      ; 0.731      ;
; -2.195 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|clear_char_s                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[0]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.619  ; controladores_IO:IOController|interrupt_controller:control_int|key_inta                                                  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.624  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625  ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.629  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.646  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.647  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interrupt_controller:control_int|switch_inta                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.770  ; controladores_IO:IOController|contador_ciclos[1]                                                                         ; controladores_IO:IOController|B_IO[20][1]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.778  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.850  ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.135      ;
; 0.858  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.881  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[8]                                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[7]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.167      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[8][15]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][7]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][4]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][12]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][5]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[8][11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.904  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][13]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.912  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.198      ;
; 0.915  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.200      ;
; 0.917  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.202      ;
; 0.917  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.202      ;
; 0.918  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.203      ;
; 0.918  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.203      ;
; 0.919  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.204      ;
; 0.919  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.204      ;
; 0.920  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.205      ;
; 0.920  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.205      ;
; 0.920  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.205      ;
; 0.926  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.212      ;
; 0.938  ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.940  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.226      ;
; 0.945  ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.964  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.966  ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 0.967  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controladores_IO:IOController|contador_ciclos[0]                                                                         ; controladores_IO:IOController|B_IO[20][0]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.977  ; controladores_IO:IOController|interruptores:interruptores_int|switches_mem[2]                                            ; controladores_IO:IOController|B_IO[8][2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.978  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 0.980  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.982  ; controladores_IO:IOController|contador_ciclos[10]                                                                        ; controladores_IO:IOController|B_IO[20][10]                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 0.984  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                       ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                                      ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                           ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                                      ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[13]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[13]                                                                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[21]                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[21]                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[5]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[9]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[9]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[12]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[12]                                                                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[4]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[19]                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[19]                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[20]                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[20]                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[6]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[6]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[3]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[6]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[6]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_4                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[8]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[11]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[11]                                                                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[10]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[10]                                                                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[14]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[14]                                                                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_0                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[3]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[3]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[2]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[2]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[18]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[18]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.908      ;
; 0.625 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_res_dffe4[0]                                                                                                      ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_out_dffe5[0]                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.911      ;
; 0.637 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[5]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[3]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.643 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe3                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.721 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[4]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.007      ;
; 0.760 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[2]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[2]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[4]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[4]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[9]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[9]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; proc:proc0|datapath:datapath0|addr_m_fancy[4]                                                                                                                                                                                                                   ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][4]                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; proc:proc0|datapath:datapath0|addr_m_fancy[10]                                                                                                                                                                                                                  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][10]                                                                                                                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.763 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[15]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[15]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[0]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[0]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe4                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|sign_out_dffe5                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[21]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[21]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[7]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[7]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[3]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[3]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[1]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[1]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.769 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|dffe3a[0]                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.113      ; 1.132      ;
; 0.769 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[33]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[33]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[1]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[1]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.773 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                                      ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.773 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_res_dffe4[3]                                                                                                      ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_out_dffe5[3]                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.774 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.FETCH                                                                                                                                                                             ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.DEMBOW                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.853 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[5]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.140      ;
; 0.865 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:man_add_sub_lower|add_sub_hll:auto_generated|lcell_ffa[4]                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[4]                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.152      ;
; 0.870 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:man_add_sub_upper0|add_sub_m6l:auto_generated|lcell_ffa[13]                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_sign_dffe21                                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.155      ;
; 0.878 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|sign_out_dffe5                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.064     ; 1.100      ;
; 0.923 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[0]                                                                                                 ; proc:proc0|datapath:datapath0|addr_m_fancy[9]                                                                                                                                                                                                                                      ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.209      ;
; 0.938 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_5                                                                                                     ; proc:proc0|datapath:datapath0|addr_m_fancy[15]                                                                                                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.224      ;
; 0.938 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                            ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.FETCH                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.224      ;
; 0.941 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated|pipeline_dffe[5]                                                      ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[5]                                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.227      ;
; 0.943 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.230      ;
; 0.952 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[0]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.238      ;
; 0.966 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_result_dffe[16]                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.252      ;
; 0.970 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p[21]                                                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[21]                                                                                                                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p[22]                                                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[22]                                                                                                                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p[23]                                                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[23]                                                                                                                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.256      ;
; 0.981 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|datab_man_dffe1[11]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:man_2comp_res_lower|add_sub_hll:auto_generated|lcell_ffa[11]                                                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.267      ;
; 0.984 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[8]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[8]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[2]                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[2]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.987 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[32]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[32]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.275      ;
; 0.988 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.274      ;
; 0.991 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.277      ;
; 0.991 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                                ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[3]                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.277      ;
; 0.996 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[29]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[29]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.283      ;
; 0.996 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.DEMBOW                                                                                                                                                                            ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.282      ;
; 0.997 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[35]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[35]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.283      ;
; 0.997 ; proc:proc0|exception_controller:excep_controller|exception_value[3]                                                                                                                                                                                             ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][3]                                                                                                                                                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.283      ;
; 0.998 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[1]                                                                                                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[1]                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.284      ;
; 0.998 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[25]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[25]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.284      ;
; 0.999 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[17]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[17]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.285      ;
; 0.999 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[22]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[22]                                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.285      ;
; 1.000 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[0]                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.286      ;
; 1.000 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[1]                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[1]                                                                                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.286      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.996 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.282      ;
; 1.001 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.287      ;
; 1.022 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.308      ;
; 1.034 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.320      ;
; 1.034 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.320      ;
; 1.219 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.505      ;
; 1.245 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.531      ;
; 1.428 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.714      ;
; 1.433 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.719      ;
; 1.455 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.741      ;
; 1.467 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.753      ;
; 1.467 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.753      ;
; 1.508 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.794      ;
; 1.513 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.799      ;
; 1.547 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.833      ;
; 1.562 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.848      ;
; 1.588 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.874      ;
; 1.613 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 1.978      ;
; 1.624 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 1.989      ;
; 1.627 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.913      ;
; 1.635 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.921      ;
; 1.642 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.928      ;
; 1.663 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.949      ;
; 1.668 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.954      ;
; 1.721 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.007      ;
; 1.739 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.025      ;
; 1.763 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.048      ;
; 1.765 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.050      ;
; 1.767 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.053      ;
; 1.801 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.087      ;
; 1.823 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.109      ;
; 1.825 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.111      ;
; 1.847 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.133      ;
; 1.881 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.167      ;
; 1.905 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.191      ;
; 1.913 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.001      ; 2.200      ;
; 1.922 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.208      ;
; 1.937 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.223      ;
; 1.939 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.225      ;
; 1.945 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.309      ;
; 1.952 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.316      ;
; 1.956 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.320      ;
; 1.961 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.247      ;
; 1.969 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.255      ;
; 1.974 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.260      ;
; 1.979 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.343      ;
; 1.980 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.110      ; 2.340      ;
; 1.985 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.111      ; 2.346      ;
; 1.987 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.273      ;
; 1.988 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.101      ; 2.339      ;
; 2.002 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.288      ;
; 2.007 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.122      ; 2.379      ;
; 2.007 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.118      ; 2.375      ;
; 2.008 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.294      ;
; 2.010 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.103      ; 2.363      ;
; 2.029 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.121      ; 2.400      ;
; 2.032 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.317      ;
; 2.034 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.319      ;
; 2.043 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.002     ; 2.327      ;
; 2.063 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.428      ;
; 2.100 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.386      ;
; 2.142 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 2.425      ;
; 2.143 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 2.426      ;
; 2.147 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 2.430      ;
; 2.153 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 2.436      ;
; 2.157 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.443      ;
; 2.161 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.447      ;
; 2.185 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.470      ;
; 2.187 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 2.472      ;
; 2.188 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.553      ;
; 2.199 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.564      ;
; 2.218 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.583      ;
; 2.227 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.592      ;
; 2.230 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.516      ;
; 2.231 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.002     ; 2.515      ;
; 2.234 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.599      ;
; 2.237 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.601      ;
; 2.238 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.603      ;
; 2.259 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.623      ;
; 2.271 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.635      ;
; 2.287 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.652      ;
; 2.288 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.113      ; 2.651      ;
; 2.288 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.574      ;
; 2.300 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.112      ; 2.662      ;
; 2.301 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.115      ; 2.666      ;
; 2.302 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.119      ; 2.671      ;
; 2.304 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.118      ; 2.672      ;
; 2.308 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.672      ;
; 2.310 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.113      ; 2.673      ;
; 2.310 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.596      ;
; 2.310 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.596      ;
; 2.311 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.597      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg1                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg1                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg2                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg2                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg3                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg3                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg4                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg4                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg5                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg5                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg6                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg6                                                   ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][8]                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.658  ; 6.658  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.563  ; 6.563  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.185  ; 6.185  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.658  ; 6.658  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.578  ; 6.578  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 3.478  ; 3.478  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 3.618  ; 3.618  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 4.472  ; 4.472  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 3.784  ; 3.784  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 3.579  ; 3.579  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 3.347  ; 3.347  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 2.990  ; 2.990  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 4.472  ; 4.472  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.576  ; 3.576  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 3.252  ; 3.252  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 4.062  ; 4.062  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 3.975  ; 3.975  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 14.074 ; 14.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.197 ; 11.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 13.491 ; 13.491 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.910 ; 10.910 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 11.881 ; 11.881 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.576 ; 11.576 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.561  ; 9.561  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 10.691 ; 10.691 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.662 ; 11.662 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.226 ; 11.226 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.820 ; 12.820 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.437 ; 11.437 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 14.074 ; 14.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.149 ; 12.149 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.764 ; 12.764 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.546 ; 11.546 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.957 ; 11.957 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 7.992  ; 7.992  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 7.992  ; 7.992  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -3.589 ; -3.589 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -3.617 ; -3.617 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -3.589 ; -3.589 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -4.063 ; -4.063 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -3.822 ; -3.822 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -3.230 ; -3.230 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -3.370 ; -3.370 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.306  ; 0.306  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.141  ; 0.141  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.043  ; 0.043  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.192  ; 0.192  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.274  ; 0.274  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.302  ; 0.302  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.306  ; 0.306  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.257  ; 0.257  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.351 ; -0.351 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.322 ; -0.322 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -4.660 ; -4.660 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -6.155 ; -6.155 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -7.854 ; -7.854 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -6.398 ; -6.398 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -5.979 ; -5.979 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -8.071 ; -8.071 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -5.468 ; -5.468 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -6.266 ; -6.266 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -4.660 ; -4.660 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -5.219 ; -5.219 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -6.313 ; -6.313 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -6.009 ; -6.009 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -8.170 ; -8.170 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -6.727 ; -6.727 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -7.676 ; -7.676 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -6.413 ; -6.413 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -4.905 ; -4.905 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -1.114 ; -1.114 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -1.114 ; -1.114 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 8.790  ; 8.790  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 8.239  ; 8.239  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 7.726  ; 7.726  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 8.047  ; 8.047  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 8.790  ; 8.790  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 8.628  ; 8.628  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 8.744  ; 8.744  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 9.545  ; 9.545  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 9.524  ; 9.524  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 9.424  ; 9.424  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 9.091  ; 9.091  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 9.446  ; 9.446  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 9.518  ; 9.518  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 9.144  ; 9.144  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 9.545  ; 9.545  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 8.228  ; 8.228  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 8.580  ; 8.580  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 8.615  ; 8.615  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 8.606  ; 8.606  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 8.618  ; 8.618  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 8.062  ; 8.062  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 8.228  ; 8.228  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 8.072  ; 8.072  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 8.063  ; 8.063  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 8.065  ; 8.065  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 8.088  ; 8.088  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 9.490  ; 9.490  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 7.976  ; 7.976  ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.490  ; 9.490  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 7.983  ; 7.983  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 8.858  ; 8.858  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 8.865  ; 8.865  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 8.079  ; 8.079  ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 11.775 ; 11.775 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 11.775 ; 11.775 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.409 ; 10.409 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 9.984  ; 9.984  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 11.273 ; 11.273 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 10.500 ; 10.500 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 11.251 ; 11.251 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 10.502 ; 10.502 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 11.276 ; 11.276 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 8.314  ; 8.314  ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 10.109 ; 10.109 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 92.264 ; 92.264 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 83.251 ; 83.251 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 86.068 ; 86.068 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 85.156 ; 85.156 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 85.308 ; 85.308 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 84.610 ; 84.610 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 84.240 ; 84.240 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 84.944 ; 84.944 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 82.138 ; 82.138 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 85.940 ; 85.940 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 85.549 ; 85.549 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 87.744 ; 87.744 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 92.264 ; 92.264 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 91.388 ; 91.388 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 91.177 ; 91.177 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 91.259 ; 91.259 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 89.686 ; 89.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 19.649 ; 19.649 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 18.086 ; 18.086 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 17.675 ; 17.675 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 17.877 ; 17.877 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 16.532 ; 16.532 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 17.873 ; 17.873 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 16.914 ; 16.914 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 16.433 ; 16.433 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 86.213 ; 86.213 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 85.894 ; 85.894 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 86.177 ; 86.177 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 86.138 ; 86.138 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 86.214 ; 86.214 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 86.968 ; 86.968 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 89.686 ; 89.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 85.628 ; 85.628 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 84.743 ; 84.743 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 84.697 ; 84.697 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 32.648 ; 32.648 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.098 ; 32.098 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 32.648 ; 32.648 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.405 ; 32.405 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.621 ; 32.621 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 32.741 ; 32.741 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.741 ; 32.741 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 32.387 ; 32.387 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.478 ; 32.478 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.376 ; 32.376 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 10.485 ; 10.485 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.008 ; 33.008 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.366 ; 32.366 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.008 ; 33.008 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.388 ; 32.388 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.731 ; 32.731 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 15.568 ; 15.568 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 7.114  ; 7.114  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 7.320  ; 7.320  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 7.114  ; 7.114  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 7.456  ; 7.456  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 7.454  ; 7.454  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 7.706  ; 7.706  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 7.702  ; 7.702  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 7.823  ; 7.823  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 7.451  ; 7.451  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 7.890  ; 7.890  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 7.451  ; 7.451  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 7.695  ; 7.695  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 7.487  ; 7.487  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 7.502  ; 7.502  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 7.503  ; 7.503  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 7.503  ; 7.503  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 7.895  ; 7.895  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 7.891  ; 7.891  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 7.880  ; 7.880  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 7.893  ; 7.893  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 7.671  ; 7.671  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 7.685  ; 7.685  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 7.880  ; 7.880  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 7.692  ; 7.692  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 7.673  ; 7.673  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 7.671  ; 7.671  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 7.689  ; 7.689  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 7.976  ; 7.976  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 7.976  ; 7.976  ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.490  ; 9.490  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 7.983  ; 7.983  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 8.858  ; 8.858  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 8.865  ; 8.865  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 8.079  ; 8.079  ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 11.775 ; 11.775 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.409 ; 10.409 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 9.984  ; 9.984  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 11.273 ; 11.273 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 10.500 ; 10.500 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 11.251 ; 11.251 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 10.502 ; 10.502 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 11.276 ; 11.276 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 7.629  ; 7.629  ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 9.765  ; 9.765  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 9.265  ; 9.265  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 9.881  ; 9.881  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 10.753 ; 10.753 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 11.509 ; 11.509 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 11.034 ; 11.034 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 10.745 ; 10.745 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 11.682 ; 11.682 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 11.102 ; 11.102 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 9.333  ; 9.333  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 9.389  ; 9.389  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 9.265  ; 9.265  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 10.399 ; 10.399 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 9.549  ; 9.549  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 9.469  ; 9.469  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 9.281  ; 9.281  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 10.030 ; 10.030 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 9.994  ; 9.994  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 11.906 ; 11.906 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 11.911 ; 11.911 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 11.795 ; 11.795 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 11.643 ; 11.643 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 11.431 ; 11.431 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 10.437 ; 10.437 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 9.994  ; 9.994  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 11.358 ; 11.358 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 11.187 ; 11.187 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 11.558 ; 11.558 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 12.297 ; 12.297 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 10.862 ; 10.862 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 11.797 ; 11.797 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 12.967 ; 12.967 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 10.543 ; 10.543 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 10.681 ; 10.681 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 11.445 ; 11.445 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 11.462 ; 11.462 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 9.691  ; 9.691  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 9.691  ; 9.691  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 10.249 ; 10.249 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 9.998  ; 9.998  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 10.222 ; 10.222 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 9.693  ; 9.693  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 9.956  ; 9.956  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 9.979  ; 9.979  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 9.693  ; 9.693  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 9.968  ; 9.968  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 8.853  ; 8.853  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 9.942  ; 9.942  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 9.958  ; 9.958  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 10.219 ; 10.219 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 9.980  ; 9.980  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 9.942  ; 9.942  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 7.900  ; 7.900  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 94.316 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 94.442 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 94.452 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 94.986 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 94.996 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 95.608 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 95.337 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 95.915 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 95.629 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 94.892 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 94.892 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 94.876 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 94.889 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 94.909 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 94.886 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 94.616 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 94.316 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.296 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.422 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.432 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.966 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.976 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.588 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.317 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.895 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.609 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 10.872 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.872 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 10.856 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 10.869 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.889 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.866 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.596 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.296 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 94.316    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 94.442    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 94.452    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 94.986    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 94.996    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 95.608    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 95.337    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 95.915    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 95.629    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 94.892    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 94.892    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 94.876    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 94.889    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 94.909    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 94.886    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 94.616    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 94.316    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.296    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.422    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.432    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.966    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.976    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.588    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.317    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.895    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.609    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 10.872    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.872    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 10.856    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 10.869    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.889    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.866    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.596    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.296    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; counter_div_clk[2]               ; -32.429 ; -15947.482    ;
; vga_controller:VGACONT|clk_25mhz ; -32.129 ; -5502.783     ;
; CLOCK_50                         ; -30.439 ; -27200.512    ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.730 ; -3.455        ;
; counter_div_clk[2]               ; 0.215  ; 0.000         ;
; vga_controller:VGACONT|clk_25mhz ; 0.215  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; counter_div_clk[2]               ; -1.627 ; -2364.962     ;
; vga_controller:VGACONT|clk_25mhz ; -1.627 ; -1250.012     ;
; CLOCK_50                         ; -1.380 ; -4255.380     ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                           ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -32.429 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.455     ;
; -32.421 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 33.445     ;
; -32.421 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 33.445     ;
; -32.376 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.405     ;
; -32.376 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.405     ;
; -32.376 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.405     ;
; -32.366 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 33.390     ;
; -32.366 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 33.390     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][12]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][10]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.302 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.333     ;
; -32.301 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 33.326     ;
; -32.294 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 33.328     ;
; -32.286 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.318     ;
; -32.286 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.318     ;
; -32.271 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 33.290     ;
; -32.271 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~98   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 33.290     ;
; -32.256 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~122  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.286     ;
; -32.256 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.286     ;
; -32.256 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.286     ;
; -32.256 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~123  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.286     ;
; -32.248 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~88   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.277     ;
; -32.248 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~92   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.277     ;
; -32.241 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.278     ;
; -32.241 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.278     ;
; -32.241 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.278     ;
; -32.234 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.265     ;
; -32.231 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.263     ;
; -32.231 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.263     ;
; -32.225 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.253     ;
; -32.221 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.247     ;
; -32.217 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.243     ;
; -32.217 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.243     ;
; -32.211 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 33.233     ;
; -32.211 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][3]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 33.233     ;
; -32.209 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 33.243     ;
; -32.201 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.233     ;
; -32.201 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.233     ;
; -32.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][15]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 33.229     ;
; -32.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.217     ;
; -32.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~143 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 33.227     ;
; -32.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~63   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.217     ;
; -32.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~61   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.217     ;
; -32.187 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.215     ;
; -32.184 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 33.218     ;
; -32.182 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.023     ; 33.191     ;
; -32.180 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.209     ;
; -32.177 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[6][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.206     ;
; -32.177 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.205     ;
; -32.176 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.208     ;
; -32.176 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 33.208     ;
; -32.174 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.016     ; 33.190     ;
; -32.174 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.204     ;
; -32.174 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 33.204     ;
; -32.173 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~45  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 33.195     ;
; -32.172 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.203     ;
; -32.172 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.203     ;
; -32.172 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.203     ;
; -32.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.199     ;
; -32.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 33.185     ;
; -32.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~57   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 33.185     ;
; -32.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~65   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 33.185     ;
; -32.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.017     ; 33.185     ;
; -32.169 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.195     ;
; -32.169 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~115  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.195     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][8]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][7]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][12]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][6]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][10]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.167 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][9]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 33.206     ;
; -32.166 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 33.199     ;
; -32.164 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][2]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 33.184     ;
; -32.164 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[5][3]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 33.184     ;
; -32.162 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~91  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 33.185     ;
; -32.162 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~89  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 33.185     ;
; -32.162 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.188     ;
; -32.162 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~99   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 33.188     ;
; -32.161 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[4][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 33.185     ;
; -32.161 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.189     ;
; -32.158 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~47  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.186     ;
; -32.158 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~46  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.186     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[6][5]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.187     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[6][10]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 33.187     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][2]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 33.185     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~108  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.193     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~104  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.193     ;
; -32.156 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~107  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 33.193     ;
; -32.155 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][11]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 33.183     ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                                                                                         ; Launch Clock       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; -32.129 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.010     ; 33.118     ;
; -32.128 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 33.124     ;
; -32.109 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.005     ; 33.103     ;
; -32.088 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.004     ; 33.083     ;
; -31.994 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.991     ;
; -31.993 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.997     ;
; -31.974 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.976     ;
; -31.972 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.001     ; 32.970     ;
; -31.963 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.006     ; 32.956     ;
; -31.961 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.011     ; 32.949     ;
; -31.961 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.958     ;
; -31.960 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.002      ; 32.961     ;
; -31.953 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.956     ;
; -31.945 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.948     ;
; -31.941 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.001      ; 32.941     ;
; -31.935 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.939     ;
; -31.925 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.008     ; 32.916     ;
; -31.924 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.001     ; 32.922     ;
; -31.923 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.925     ;
; -31.909 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.906     ;
; -31.908 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.912     ;
; -31.905 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.901     ;
; -31.889 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.891     ;
; -31.884 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.881     ;
; -31.884 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.881     ;
; -31.883 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.887     ;
; -31.877 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.008     ; 32.868     ;
; -31.876 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.001     ; 32.874     ;
; -31.868 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.871     ;
; -31.864 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.866     ;
; -31.861 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.008     ; 32.852     ;
; -31.860 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.001     ; 32.858     ;
; -31.857 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.853     ;
; -31.855 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.008     ; 32.846     ;
; -31.854 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.001     ; 32.852     ;
; -31.843 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.846     ;
; -31.841 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.837     ;
; -31.837 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.007      ; 32.843     ;
; -31.836 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.833     ;
; -31.835 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.831     ;
; -31.828 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.002      ; 32.829     ;
; -31.826 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.822     ;
; -31.826 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.831     ;
; -31.825 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.010      ; 32.834     ;
; -31.820 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.817     ;
; -31.814 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.002     ; 32.811     ;
; -31.810 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.012      ; 32.821     ;
; -31.806 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.009      ; 32.814     ;
; -31.800 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.013      ; 32.812     ;
; -31.792 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.795     ;
; -31.788 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.011      ; 32.798     ;
; -31.768 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.001      ; 32.768     ;
; -31.759 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.004     ; 32.754     ;
; -31.757 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.009     ; 32.747     ;
; -31.757 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.000      ; 32.756     ;
; -31.756 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.759     ;
; -31.752 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.007      ; 32.758     ;
; -31.743 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.002      ; 32.744     ;
; -31.741 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.737     ;
; -31.741 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.746     ;
; -31.741 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.746     ;
; -31.740 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.010      ; 32.749     ;
; -31.737 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.739     ;
; -31.731 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.007      ; 32.737     ;
; -31.727 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.007      ; 32.733     ;
; -31.725 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.012      ; 32.736     ;
; -31.721 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.009      ; 32.729     ;
; -31.720 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.001      ; 32.720     ;
; -31.719 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.723     ;
; -31.718 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.002      ; 32.719     ;
; -31.716 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.003     ; 32.712     ;
; -31.716 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.721     ;
; -31.715 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.010      ; 32.724     ;
; -31.715 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.013      ; 32.727     ;
; -31.711 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.004     ; 32.706     ;
; -31.709 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.009     ; 32.699     ;
; -31.709 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.000      ; 32.708     ;
; -31.708 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.711     ;
; -31.704 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.001      ; 32.704     ;
; -31.703 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.011      ; 32.713     ;
; -31.700 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.012      ; 32.711     ;
; -31.698 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.001      ; 32.698     ;
; -31.696 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.009      ; 32.704     ;
; -31.695 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.004     ; 32.690     ;
; -31.693 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.009     ; 32.683     ;
; -31.693 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.000      ; 32.692     ;
; -31.693 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.698     ;
; -31.692 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.695     ;
; -31.690 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.013      ; 32.702     ;
; -31.689 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.004     ; 32.684     ;
; -31.689 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.691     ;
; -31.687 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; -0.009     ; 32.677     ;
; -31.687 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.000      ; 32.686     ;
; -31.686 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.004      ; 32.689     ;
; -31.683 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.007      ; 32.689     ;
; -31.678 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.011      ; 32.688     ;
; -31.677 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.682     ;
; -31.673 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.003      ; 32.675     ;
; -31.671 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.006      ; 32.676     ;
; -31.671 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.005      ; 32.675     ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -30.439 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 31.751     ;
; -30.438 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 31.750     ;
; -30.434 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 31.746     ;
; -30.304 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.624     ;
; -30.303 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.623     ;
; -30.299 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.619     ;
; -30.235 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.549     ;
; -30.234 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.548     ;
; -30.230 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.544     ;
; -30.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.539     ;
; -30.218 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.538     ;
; -30.214 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.534     ;
; -30.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.514     ;
; -30.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.513     ;
; -30.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 31.509     ;
; -30.187 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.501     ;
; -30.186 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.500     ;
; -30.182 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.496     ;
; -30.171 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.485     ;
; -30.170 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.484     ;
; -30.166 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.480     ;
; -30.165 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.479     ;
; -30.164 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.478     ;
; -30.160 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 31.474     ;
; -29.500 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.811     ;
; -29.499 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.810     ;
; -29.495 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.806     ;
; -29.338 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.653     ;
; -29.337 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.652     ;
; -29.333 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~37  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.648     ;
; -29.256 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.567     ;
; -29.255 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.566     ;
; -29.253 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.565     ;
; -29.252 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.564     ;
; -29.251 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.562     ;
; -29.248 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.560     ;
; -29.207 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.519     ;
; -29.206 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.518     ;
; -29.202 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.525     ;
; -29.202 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 30.514     ;
; -29.201 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.524     ;
; -29.197 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~37   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.520     ;
; -29.179 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 30.496     ;
; -29.178 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 30.495     ;
; -29.176 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.499     ;
; -29.175 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.498     ;
; -29.174 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 30.491     ;
; -29.171 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.494     ;
; -29.152 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.466     ;
; -29.151 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.465     ;
; -29.148 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 30.470     ;
; -29.147 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 30.469     ;
; -29.147 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.461     ;
; -29.143 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~118  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 30.465     ;
; -29.143 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.457     ;
; -29.142 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.456     ;
; -29.138 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.452     ;
; -29.099 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.414     ;
; -29.098 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.413     ;
; -29.094 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~21  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.409     ;
; -29.080 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.396     ;
; -29.080 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.394     ;
; -29.079 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.395     ;
; -29.079 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.393     ;
; -29.075 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.391     ;
; -29.075 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.389     ;
; -29.070 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.384     ;
; -29.069 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.384     ;
; -29.069 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.382     ;
; -29.069 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.383     ;
; -29.068 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.383     ;
; -29.068 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.381     ;
; -29.065 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 30.379     ;
; -29.064 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~51  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 30.379     ;
; -29.064 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~101  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.377     ;
; -29.055 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.371     ;
; -29.054 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.370     ;
; -29.050 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~147 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.366     ;
; -29.026 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.337     ;
; -29.025 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.336     ;
; -29.024 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.347     ;
; -29.023 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.346     ;
; -29.021 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~147  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.279      ; 30.332     ;
; -29.019 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~83   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.342     ;
; -29.018 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.334     ;
; -29.017 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.333     ;
; -29.013 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~133 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.329     ;
; -28.993 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.309     ;
; -28.992 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.308     ;
; -28.988 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~83  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 30.304     ;
; -28.973 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.286     ;
; -28.972 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.285     ;
; -28.968 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.281     ;
; -28.967 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.290     ;
; -28.966 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.289     ;
; -28.965 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.278     ;
; -28.964 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.277     ;
; -28.962 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.285     ;
; -28.960 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~85   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.281      ; 30.273     ;
; -28.959 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~21   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 30.282     ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.730 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.804      ; 0.367      ;
; -1.725 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.230 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.804      ; 0.367      ;
; -1.225 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|clear_char_s                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[0]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.239  ; controladores_IO:IOController|interrupt_controller:control_int|key_inta                                                  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.251  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interrupt_controller:control_int|switch_inta                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.296  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.448      ;
; 0.325  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; controladores_IO:IOController|contador_ciclos[1]                                                                         ; controladores_IO:IOController|B_IO[20][1]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.334  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[8]                                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[7]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.344  ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.495      ;
; 0.355  ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|interruptores:interruptores_int|switches_mem[2]                                            ; controladores_IO:IOController|B_IO[8][2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; controladores_IO:IOController|contador_ciclos[10]                                                                        ; controladores_IO:IOController|B_IO[20][10]                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; controladores_IO:IOController|contador_ciclos[8]                                                                         ; controladores_IO:IOController|contador_ciclos[8]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; controladores_IO:IOController|contador_ciclos[6]                                                                         ; controladores_IO:IOController|contador_ciclos[6]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:IOController|pulsadores:pulsadores_int|keys_mem[3]                                                      ; controladores_IO:IOController|B_IO[7][3]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:IOController|timer:timer_int|counter_s[15]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[15]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; controladores_IO:IOController|timer:timer_int|counter_s[4]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[4]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[10]                                                                  ; controladores_IO:IOController|contador_milisegundos[10]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[8]                                                                   ; controladores_IO:IOController|contador_milisegundos[8]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|timer:timer_int|counter_s[6]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[6]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; controladores_IO:IOController|contador_milisegundos[6]                                                                   ; controladores_IO:IOController|contador_milisegundos[6]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:IOController|contador_milisegundos[12]                                                                  ; controladores_IO:IOController|contador_milisegundos[12]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; controladores_IO:IOController|timer:timer_int|counter_s[1]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[1]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; controladores_IO:IOController|timer:timer_int|counter_s[2]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[2]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; controladores_IO:IOController|contador_milisegundos[5]                                                                   ; controladores_IO:IOController|contador_milisegundos[5]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; controladores_IO:IOController|timer:timer_int|counter_s[20]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[20]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[13]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[13]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                    ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[21]                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[21]                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[5]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[12]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[12]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[19]                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[19]                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[6]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[6]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[9]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[9]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[6]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[6]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[4]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_res_dffe4[20]                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_out_dffe5[20]                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[3]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[8]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[10]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[10]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[11]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[11]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_4                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[18]                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[18]                                                                                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[14]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[14]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_0                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[2]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[2]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[3]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[3]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_res_dffe4[0]                                                                                               ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_out_dffe5[0]                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[5]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[3]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                    ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe3                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT19                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT20                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT21                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT22                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT23                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT24                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT25                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT26                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT27                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[17]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[14]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[15]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[16]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT1                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT2                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT3                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT4                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT5                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT6                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT7                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT8                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT9                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT10                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT11                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT12                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT13                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT14                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT15                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT16                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT17                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[22]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[19]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[17]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[18]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[16]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[20]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[21]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[23]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[24]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[25]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[26]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[27]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[28]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[29]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[30]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[31]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[32]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[15]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[16]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[17]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.373 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.534      ;
; 0.453 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.606      ;
; 0.511 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.663      ;
; 0.515 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.667      ;
; 0.522 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.674      ;
; 0.546 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.698      ;
; 0.557 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.709      ;
; 0.572 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.724      ;
; 0.577 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 0.786      ;
; 0.581 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.733      ;
; 0.592 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.744      ;
; 0.595 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 0.804      ;
; 0.597 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.749      ;
; 0.607 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.759      ;
; 0.616 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.768      ;
; 0.630 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.782      ;
; 0.632 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.784      ;
; 0.651 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.803      ;
; 0.662 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.814      ;
; 0.669 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.820      ;
; 0.671 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.822      ;
; 0.675 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.827      ;
; 0.685 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.837      ;
; 0.686 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.838      ;
; 0.710 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.862      ;
; 0.711 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.001      ; 0.864      ;
; 0.714 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.067      ; 0.919      ;
; 0.718 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 0.927      ;
; 0.719 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.871      ;
; 0.720 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.872      ;
; 0.721 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.873      ;
; 0.724 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.876      ;
; 0.729 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.076      ; 0.943      ;
; 0.736 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 0.944      ;
; 0.737 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.062      ; 0.937      ;
; 0.738 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.077      ; 0.953      ;
; 0.740 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 0.948      ;
; 0.740 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 0.948      ;
; 0.741 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.893      ;
; 0.744 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.896      ;
; 0.745 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.897      ;
; 0.746 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 0.954      ;
; 0.748 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.900      ;
; 0.750 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.902      ;
; 0.754 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.076      ; 0.968      ;
; 0.756 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.908      ;
; 0.757 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.002     ; 0.907      ;
; 0.759 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.066      ; 0.963      ;
; 0.759 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.059      ; 0.956      ;
; 0.778 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.929      ;
; 0.780 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.931      ;
; 0.780 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.932      ;
; 0.783 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 0.992      ;
; 0.789 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.941      ;
; 0.793 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.002      ;
; 0.800 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.009      ;
; 0.802 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 0.951      ;
; 0.803 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 0.952      ;
; 0.807 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 0.956      ;
; 0.810 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.003     ; 0.959      ;
; 0.818 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.970      ;
; 0.819 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.027      ;
; 0.822 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.002     ; 0.972      ;
; 0.826 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg0 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.035      ;
; 0.830 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.039      ;
; 0.833 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.985      ;
; 0.834 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.043      ;
; 0.841 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.069      ; 1.048      ;
; 0.843 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.995      ;
; 0.845 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.053      ;
; 0.850 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.002      ;
; 0.851 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.003      ;
; 0.852 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.061      ;
; 0.853 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.005      ;
; 0.853 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.005      ;
; 0.855 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.006      ;
; 0.855 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.007      ;
; 0.857 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.008      ;
; 0.858 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.067      ;
; 0.861 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.072      ; 1.071      ;
; 0.866 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.001      ; 1.019      ;
; 0.867 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.019      ;
; 0.868 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.076      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[0]                                                                                                                            ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[0]                                                                                                                            ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[10]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[10]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[11]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[11]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[12]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[12]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[13]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[13]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[14]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[14]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[15]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[15]                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][8]                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 2.907 ; 2.907 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 2.853 ; 2.853 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 2.705 ; 2.705 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 2.907 ; 2.907 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 2.868 ; 2.868 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 1.581 ; 1.581 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 1.663 ; 1.663 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 1.237 ; 1.237 ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.997 ; 0.997 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.938 ; 0.938 ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.866 ; 0.866 ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.676 ; 0.676 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 1.237 ; 1.237 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.897 ; 0.897 ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.820 ; 0.820 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 1.153 ; 1.153 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.180 ; 1.180 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.756 ; 5.756 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.616 ; 4.616 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.468 ; 5.468 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.616 ; 4.616 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.974 ; 4.974 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.822 ; 4.822 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.065 ; 4.065 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.535 ; 4.535 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.890 ; 4.890 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 4.587 ; 4.587 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.201 ; 5.201 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 4.772 ; 4.772 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.756 ; 5.756 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.050 ; 5.050 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.346 ; 5.346 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.816 ; 4.816 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.962 ; 4.962 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 2.943 ; 2.943 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 2.943 ; 2.943 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.662 ; -1.662 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -1.679 ; -1.679 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -1.662 ; -1.662 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -1.818 ; -1.818 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -1.736 ; -1.736 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -1.461 ; -1.461 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -1.543 ; -1.543 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.661  ; 0.661  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.570  ; 0.570  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.489  ; 0.489  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.570  ; 0.570  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.610  ; 0.610  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.648  ; 0.648  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.661  ; 0.661  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.616  ; 0.616  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.348  ; 0.348  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.389  ; 0.389  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.198 ; -2.198 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.801 ; -2.801 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.400 ; -3.400 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.886 ; -2.886 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -2.712 ; -2.712 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.543 ; -3.543 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.474 ; -2.474 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.815 ; -2.815 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.198 ; -2.198 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.400 ; -2.400 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.792 ; -2.792 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.682 ; -2.682 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.494 ; -3.494 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.003 ; -3.003 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.387 ; -3.387 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.850 ; -2.850 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.277 ; -2.277 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.099 ; -0.099 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.099 ; -0.099 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 4.434  ; 4.434  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 4.186  ; 4.186  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 4.011  ; 4.011  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 4.145  ; 4.145  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.363  ; 4.363  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.360  ; 4.360  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.434  ; 4.434  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 4.721  ; 4.721  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.709  ; 4.709  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 4.631  ; 4.631  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 4.537  ; 4.537  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 4.671  ; 4.671  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 4.700  ; 4.700  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 4.586  ; 4.586  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 4.721  ; 4.721  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 4.207  ; 4.207  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.383  ; 4.383  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.379  ; 4.379  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 4.294  ; 4.294  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 4.134  ; 4.134  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 4.294  ; 4.294  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 4.290  ; 4.290  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 4.140  ; 4.140  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 4.133  ; 4.133  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 4.145  ; 4.145  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 4.158  ; 4.158  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 4.188  ; 4.188  ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.474  ; 4.474  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.358  ; 4.358  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.290  ; 4.290  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.481  ; 4.481  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 5.619  ; 5.619  ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.779  ; 4.779  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 5.055  ; 5.055  ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 5.619  ; 5.619  ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 5.031  ; 5.031  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 5.574  ; 5.574  ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 5.192  ; 5.192  ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 5.619  ; 5.619  ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 5.498  ; 5.498  ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 4.338  ; 4.338  ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 5.053  ; 5.053  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 35.804 ; 35.804 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 32.483 ; 32.483 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 33.485 ; 33.485 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 33.140 ; 33.140 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 33.240 ; 33.240 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 32.968 ; 32.968 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 32.819 ; 32.819 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 33.107 ; 33.107 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 32.092 ; 32.092 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 33.508 ; 33.508 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 33.332 ; 33.332 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 34.183 ; 34.183 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 35.804 ; 35.804 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 35.625 ; 35.625 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 35.511 ; 35.511 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 35.419 ; 35.419 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 35.042 ; 35.042 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 8.770  ; 8.770  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 8.226  ; 8.226  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 7.809  ; 7.809  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 7.900  ; 7.900  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 7.371  ; 7.371  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 8.116  ; 8.116  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 7.711  ; 7.711  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 7.340  ; 7.340  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 33.576 ; 33.576 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 33.477 ; 33.477 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 33.583 ; 33.583 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 33.545 ; 33.545 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 33.584 ; 33.584 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 33.947 ; 33.947 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 35.042 ; 35.042 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 33.349 ; 33.349 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 33.037 ; 33.037 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 33.041 ; 33.041 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.076 ; 14.076 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 13.882 ; 13.882 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 14.076 ; 14.076 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 14.003 ; 14.003 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 14.051 ; 14.051 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.106 ; 14.106 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 14.106 ; 14.106 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 13.988 ; 13.988 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 14.015 ; 14.015 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 13.986 ; 13.986 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 5.031  ; 5.031  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.197 ; 14.197 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 13.973 ; 13.973 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 14.197 ; 14.197 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 13.995 ; 13.995 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 14.090 ; 14.090 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 7.131  ; 7.131  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 3.834 ; 3.834 ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 3.862 ; 3.862 ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 3.834 ; 3.834 ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 3.964 ; 3.964 ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 3.958 ; 3.958 ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.037 ; 4.037 ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.034 ; 4.034 ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.108 ; 4.108 ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 3.957 ; 3.957 ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.052 ; 4.052 ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 4.079 ; 4.079 ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 3.957 ; 3.957 ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 4.027 ; 4.027 ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 3.990 ; 3.990 ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 4.067 ; 4.067 ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.079 ; 4.079 ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.119 ; 4.119 ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.237 ; 4.237 ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.104 ; 4.104 ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.115 ; 4.115 ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 4.016 ; 4.016 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 4.166 ; 4.166 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 4.166 ; 4.166 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 4.022 ; 4.022 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 4.021 ; 4.021 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 4.188 ; 4.188 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 4.188 ; 4.188 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.716 ; 4.716 ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.200 ; 4.200 ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.474 ; 4.474 ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.358 ; 4.358 ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.290 ; 4.290 ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.481 ; 4.481 ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 4.203 ; 4.203 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 4.779 ; 4.779 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.779 ; 4.779 ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 5.055 ; 5.055 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 5.619 ; 5.619 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.181 ; 5.181 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 5.031 ; 5.031 ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 5.574 ; 5.574 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 5.192 ; 5.192 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 5.619 ; 5.619 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 5.131 ; 5.131 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 5.498 ; 5.498 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 4.041 ; 4.041 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 4.638 ; 4.638 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 4.899 ; 4.899 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 5.213 ; 5.213 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 5.457 ; 5.457 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 5.263 ; 5.263 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 5.144 ; 5.144 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 5.558 ; 5.558 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 5.352 ; 5.352 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 4.668 ; 4.668 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 4.677 ; 4.677 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 4.638 ; 4.638 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 5.018 ; 5.018 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 4.803 ; 4.803 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 4.847 ; 4.847 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 4.724 ; 4.724 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 4.935 ; 4.935 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 4.880 ; 4.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 5.583 ; 5.583 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 5.644 ; 5.644 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 5.577 ; 5.577 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 5.566 ; 5.566 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 5.395 ; 5.395 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 5.092 ; 5.092 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 4.880 ; 4.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 5.382 ; 5.382 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 5.251 ; 5.251 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 5.424 ; 5.424 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 5.759 ; 5.759 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 5.188 ; 5.188 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 5.590 ; 5.590 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 5.998 ; 5.998 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 5.021 ; 5.021 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 5.095 ; 5.095 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 5.494 ; 5.494 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 5.505 ; 5.505 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.819 ; 4.819 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.819 ; 4.819 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.021 ; 5.021 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.940 ; 4.940 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.996 ; 4.996 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.827 ; 4.827 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.918 ; 4.918 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.925 ; 4.925 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.827 ; 4.827 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.923 ; 4.923 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 4.469 ; 4.469 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.910 ; 4.910 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.006 ; 5.006 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 4.125 ; 4.125 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 36.576 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 36.698 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 36.708 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 36.889 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 36.899 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 37.131 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 37.033 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 37.253 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 37.154 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 36.798 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 36.798 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 36.783 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 36.793 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 36.813 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 36.793 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 36.695 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 36.576 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.004 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.128 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.138 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.319 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.329 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.561 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.463 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.683 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.584 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.226 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.226 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.211 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.221 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.241 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.221 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.123 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.004 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 36.576    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 36.698    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 36.708    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 36.889    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 36.899    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 37.131    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 37.033    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 37.253    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 37.154    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 36.798    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 36.798    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 36.783    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 36.793    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 36.813    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 36.793    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 36.695    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 36.576    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.004     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.128     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.138     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.319     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.329     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.561     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.463     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.683     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.584     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.226     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.226     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.211     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.221     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.241     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.221     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.123     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.004     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+
; Clock                             ; Setup       ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -87.553     ; -2.703 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                         ; -82.849     ; -2.703 ; N/A      ; N/A     ; -1.631              ;
;  counter_div_clk[2]               ; -87.553     ; 0.215  ; N/A      ; N/A     ; -2.064              ;
;  vga_controller:VGACONT|clk_25mhz ; -86.859     ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                   ; -134521.601 ; -5.398 ; 0.0      ; 0.0     ; -9650.509           ;
;  CLOCK_50                         ; -74652.838  ; -5.398 ; N/A      ; N/A     ; -5200.019           ;
;  counter_div_clk[2]               ; -44678.864  ; 0.000  ; N/A      ; N/A     ; -2865.666           ;
;  vga_controller:VGACONT|clk_25mhz ; -15189.899  ; 0.000  ; N/A      ; N/A     ; -1584.824           ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.658  ; 6.658  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.563  ; 6.563  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.185  ; 6.185  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.658  ; 6.658  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.578  ; 6.578  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 3.478  ; 3.478  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 3.618  ; 3.618  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 4.472  ; 4.472  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 3.784  ; 3.784  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 3.579  ; 3.579  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 3.347  ; 3.347  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 2.990  ; 2.990  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 4.472  ; 4.472  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.576  ; 3.576  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 3.252  ; 3.252  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 4.062  ; 4.062  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 3.975  ; 3.975  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 14.074 ; 14.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.197 ; 11.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 13.491 ; 13.491 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.910 ; 10.910 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 11.881 ; 11.881 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.576 ; 11.576 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.561  ; 9.561  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 10.691 ; 10.691 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.662 ; 11.662 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.226 ; 11.226 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.820 ; 12.820 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.437 ; 11.437 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 14.074 ; 14.074 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.149 ; 12.149 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.764 ; 12.764 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.546 ; 11.546 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.957 ; 11.957 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 7.992  ; 7.992  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 7.992  ; 7.992  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.662 ; -1.662 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -1.679 ; -1.679 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -1.662 ; -1.662 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -1.818 ; -1.818 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -1.736 ; -1.736 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -1.461 ; -1.461 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -1.543 ; -1.543 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.661  ; 0.661  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.570  ; 0.570  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.489  ; 0.489  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.570  ; 0.570  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.610  ; 0.610  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.648  ; 0.648  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.661  ; 0.661  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.616  ; 0.616  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.348  ; 0.348  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.389  ; 0.389  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.198 ; -2.198 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.801 ; -2.801 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.400 ; -3.400 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.886 ; -2.886 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -2.712 ; -2.712 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.543 ; -3.543 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.474 ; -2.474 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.815 ; -2.815 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.198 ; -2.198 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.400 ; -2.400 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.792 ; -2.792 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.682 ; -2.682 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.494 ; -3.494 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.003 ; -3.003 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.387 ; -3.387 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.850 ; -2.850 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.277 ; -2.277 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.099 ; -0.099 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.099 ; -0.099 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 8.790  ; 8.790  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 8.239  ; 8.239  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 7.726  ; 7.726  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 8.047  ; 8.047  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 8.790  ; 8.790  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 8.628  ; 8.628  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 8.744  ; 8.744  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 9.545  ; 9.545  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 9.524  ; 9.524  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 9.424  ; 9.424  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 9.091  ; 9.091  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 9.446  ; 9.446  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 9.518  ; 9.518  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 9.144  ; 9.144  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 9.545  ; 9.545  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 8.228  ; 8.228  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 8.580  ; 8.580  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 8.615  ; 8.615  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 8.606  ; 8.606  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 8.618  ; 8.618  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 8.062  ; 8.062  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 8.228  ; 8.228  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 8.072  ; 8.072  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 8.063  ; 8.063  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 8.065  ; 8.065  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 8.088  ; 8.088  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 9.490  ; 9.490  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 7.976  ; 7.976  ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.490  ; 9.490  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 7.983  ; 7.983  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 8.858  ; 8.858  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 8.865  ; 8.865  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 8.079  ; 8.079  ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 11.775 ; 11.775 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 11.775 ; 11.775 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.409 ; 10.409 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 9.984  ; 9.984  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 11.273 ; 11.273 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 10.500 ; 10.500 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 11.251 ; 11.251 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 10.502 ; 10.502 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 11.276 ; 11.276 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 8.314  ; 8.314  ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 10.109 ; 10.109 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 92.264 ; 92.264 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 83.251 ; 83.251 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 86.068 ; 86.068 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 85.156 ; 85.156 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 85.308 ; 85.308 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 84.610 ; 84.610 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 84.240 ; 84.240 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 84.944 ; 84.944 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 82.138 ; 82.138 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 85.940 ; 85.940 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 85.549 ; 85.549 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 87.744 ; 87.744 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 92.264 ; 92.264 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 91.388 ; 91.388 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 91.177 ; 91.177 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 91.259 ; 91.259 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 89.686 ; 89.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 19.649 ; 19.649 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 18.086 ; 18.086 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 17.675 ; 17.675 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 17.877 ; 17.877 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 16.532 ; 16.532 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 17.873 ; 17.873 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 16.914 ; 16.914 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 16.433 ; 16.433 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 86.213 ; 86.213 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 85.894 ; 85.894 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 86.177 ; 86.177 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 86.138 ; 86.138 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 86.214 ; 86.214 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 86.968 ; 86.968 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 89.686 ; 89.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 85.628 ; 85.628 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 84.743 ; 84.743 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 84.697 ; 84.697 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 32.648 ; 32.648 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.098 ; 32.098 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 32.648 ; 32.648 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.405 ; 32.405 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.621 ; 32.621 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 32.741 ; 32.741 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.741 ; 32.741 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 32.387 ; 32.387 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.478 ; 32.478 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.376 ; 32.376 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 10.485 ; 10.485 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.008 ; 33.008 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 32.366 ; 32.366 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.008 ; 33.008 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 32.388 ; 32.388 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 32.731 ; 32.731 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 15.568 ; 15.568 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 3.834 ; 3.834 ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 3.862 ; 3.862 ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 3.834 ; 3.834 ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 3.964 ; 3.964 ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 3.958 ; 3.958 ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.037 ; 4.037 ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.034 ; 4.034 ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.108 ; 4.108 ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 3.957 ; 3.957 ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.052 ; 4.052 ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 4.079 ; 4.079 ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 3.957 ; 3.957 ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 4.027 ; 4.027 ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 3.990 ; 3.990 ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 4.067 ; 4.067 ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.079 ; 4.079 ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.119 ; 4.119 ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.237 ; 4.237 ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.104 ; 4.104 ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.115 ; 4.115 ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 4.016 ; 4.016 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 4.166 ; 4.166 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 4.166 ; 4.166 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 4.022 ; 4.022 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 4.005 ; 4.005 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 4.021 ; 4.021 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 4.188 ; 4.188 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 4.188 ; 4.188 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.716 ; 4.716 ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.200 ; 4.200 ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.474 ; 4.474 ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.358 ; 4.358 ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.290 ; 4.290 ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.481 ; 4.481 ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 4.203 ; 4.203 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 4.779 ; 4.779 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.779 ; 4.779 ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 5.055 ; 5.055 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 5.619 ; 5.619 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.181 ; 5.181 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 5.031 ; 5.031 ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 5.574 ; 5.574 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 5.192 ; 5.192 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 5.619 ; 5.619 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 5.131 ; 5.131 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 5.498 ; 5.498 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 4.041 ; 4.041 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 4.922 ; 4.922 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 4.638 ; 4.638 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 4.899 ; 4.899 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 5.213 ; 5.213 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 5.457 ; 5.457 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 5.263 ; 5.263 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 5.144 ; 5.144 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 5.558 ; 5.558 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 5.352 ; 5.352 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 4.668 ; 4.668 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 4.677 ; 4.677 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 4.638 ; 4.638 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 5.018 ; 5.018 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 4.803 ; 4.803 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 4.847 ; 4.847 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 4.724 ; 4.724 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 4.935 ; 4.935 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 4.880 ; 4.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 5.583 ; 5.583 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 5.644 ; 5.644 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 5.577 ; 5.577 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 5.566 ; 5.566 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 5.395 ; 5.395 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 5.092 ; 5.092 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 4.880 ; 4.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 5.382 ; 5.382 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 5.251 ; 5.251 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 5.424 ; 5.424 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 5.759 ; 5.759 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 5.188 ; 5.188 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 5.590 ; 5.590 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 5.998 ; 5.998 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 5.021 ; 5.021 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 5.095 ; 5.095 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 5.494 ; 5.494 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 5.505 ; 5.505 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.819 ; 4.819 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.819 ; 4.819 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.021 ; 5.021 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.940 ; 4.940 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.996 ; 4.996 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.827 ; 4.827 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.918 ; 4.918 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.925 ; 4.925 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.827 ; 4.827 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.923 ; 4.923 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 4.469 ; 4.469 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 4.910 ; 4.910 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.006 ; 5.006 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.899 ; 4.899 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 4.125 ; 4.125 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 10126        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; CLOCK_50                         ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; CLOCK_50                         ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; counter_div_clk[2]               ; 98864        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; counter_div_clk[2]               ; > 2147483647 ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 3222         ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 10126        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; CLOCK_50                         ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; CLOCK_50                         ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; counter_div_clk[2]               ; 98864        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; counter_div_clk[2]               ; > 2147483647 ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 3222         ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 31    ; 31    ;
; Unconstrained Input Port Paths  ; 1464  ; 1464  ;
; Unconstrained Output Ports      ; 95    ; 95    ;
; Unconstrained Output Port Paths ; 17435 ; 17435 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 19 12:39:51 2018
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:VGACONT|clk_25mhz vga_controller:VGACONT|clk_25mhz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -87.553
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -87.553    -44678.864 counter_div_clk[2] 
    Info (332119):   -86.859    -15189.899 vga_controller:VGACONT|clk_25mhz 
    Info (332119):   -82.849    -74652.838 CLOCK_50 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703        -5.398 CLOCK_50 
    Info (332119):     0.445         0.000 counter_div_clk[2] 
    Info (332119):     0.445         0.000 vga_controller:VGACONT|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2865.666 counter_div_clk[2] 
    Info (332119):    -2.064     -1584.824 vga_controller:VGACONT|clk_25mhz 
    Info (332119):    -1.631     -5200.019 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -32.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -32.429    -15947.482 counter_div_clk[2] 
    Info (332119):   -32.129     -5502.783 vga_controller:VGACONT|clk_25mhz 
    Info (332119):   -30.439    -27200.512 CLOCK_50 
Info (332146): Worst-case hold slack is -1.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.730        -3.455 CLOCK_50 
    Info (332119):     0.215         0.000 counter_div_clk[2] 
    Info (332119):     0.215         0.000 vga_controller:VGACONT|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2364.962 counter_div_clk[2] 
    Info (332119):    -1.627     -1250.012 vga_controller:VGACONT|clk_25mhz 
    Info (332119):    -1.380     -4255.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 627 megabytes
    Info: Processing ended: Tue Jun 19 12:39:56 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


