

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:13:10 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.083 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      0|        0|     1331|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      468|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      468|     1367|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_8s_10s_8s_16_1_1_U2      |myproject_am_addmul_8s_10s_8s_16_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_8s_10s_8s_16_1_1_U7      |myproject_am_addmul_8s_10s_8s_16_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_10s_8s_8s_16_1_1_U8      |myproject_am_submul_10s_8s_8s_16_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_8s_16s_20ns_20_1_1_U6  |myproject_mac_mul_sub_8s_16s_20ns_20_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_8s_16s_20ns_20_1_1_U1   |myproject_mac_muladd_8s_16s_20ns_20_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_8s_11s_16_1_1_U5           |myproject_mul_mul_8s_11s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_20_1_1_U4           |myproject_mul_mul_8s_16s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_17s_20_1_1_U3           |myproject_mul_mul_8s_17s_20_1_1           |     i0 * i1    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_446_p2           |     *    |      0|  0|  62|           8|          10|
    |mul_ln1192_2_fu_632_p2            |     *    |      0|  0|  49|           8|           9|
    |mul_ln1192_5_fu_718_p2            |     *    |      0|  0|  62|           8|          10|
    |mul_ln1192_9_fu_830_p2            |     *    |      0|  0|  40|           5|           8|
    |r_V_18_fu_199_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_19_fu_215_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_21_fu_340_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_24_fu_779_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_25_fu_796_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_26_fu_466_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_27_fu_486_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_5_fu_350_p2                   |     *    |      0|  0|  40|           8|           8|
    |r_V_9_fu_415_p2                   |     *    |      0|  0|  40|           8|           8|
    |add_ln1192_11_fu_500_p2           |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_12_fu_517_p2           |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_1_fu_284_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_2_fu_616_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_3_fu_645_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_5_fu_712_p2            |     +    |      0|  0|  24|          24|          24|
    |add_ln1192_6_fu_730_p2            |     +    |      0|  0|  24|          24|          24|
    |add_ln1192_8_fu_808_p2            |     +    |      0|  0|  24|          20|          20|
    |add_ln1192_9_fu_844_p2            |     +    |      0|  0|  24|          20|          20|
    |ret_V_1_fu_668_p2                 |     +    |      0|  0|  24|          17|          20|
    |ret_V_2_fu_762_p2                 |     +    |      0|  0|  24|          21|          24|
    |ret_V_3_fu_850_p2                 |     +    |      0|  0|  24|          16|          20|
    |ret_V_4_fu_883_p2                 |     +    |      0|  0|  24|          17|          20|
    |ret_V_6_fu_589_p2                 |     +    |      0|  0|  24|          20|          24|
    |grp_fu_900_p2                     |     -    |      0|  0|  27|          20|          20|
    |r_V_22_fu_382_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_23_fu_406_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_30_fu_548_p2                  |     -    |      0|  0|  18|          11|          11|
    |ret_V_5_fu_570_p2                 |     -    |      0|  0|  31|          24|          24|
    |sub_ln1192_10_fu_534_p2           |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_11_fu_878_p2           |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_12_fu_583_p2           |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_1_fu_662_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_2_fu_699_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_3_fu_743_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_4_fu_756_p2            |     -    |      0|  0|  24|          24|          24|
    |sub_ln1192_6_fu_791_p2            |     -    |      0|  0|  27|          20|          20|
    |sub_ln1192_7_fu_824_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_8_fu_460_p2            |     -    |      0|  0|  27|           1|          20|
    |sub_ln1192_9_fu_480_p2            |     -    |      0|  0|  24|          20|          20|
    |sub_ln1192_fu_307_p2              |     -    |      0|  0|  24|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1331|         698|         744|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  128|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  131|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |mul_ln1192_3_reg_1034              |   20|   0|   20|          0|
    |mul_ln1192_4_reg_1039              |   20|   0|   20|          0|
    |mul_ln1192_6_reg_1054              |   16|   0|   16|          0|
    |mul_ln1192_8_reg_1075              |   16|   0|   16|          0|
    |p_Val2_7_reg_989                   |    8|   0|    8|          0|
    |r_V_18_reg_984                     |   16|   0|   16|          0|
    |r_V_19_reg_1002                    |   16|   0|   16|          0|
    |r_V_23_reg_1059                    |   11|   0|   12|          1|
    |sext_ln1117_reg_970                |   16|   0|   16|          0|
    |sext_ln1117_reg_970_pp0_iter1_reg  |   16|   0|   16|          0|
    |sext_ln1118_6_reg_1049             |   14|   0|   16|          2|
    |sext_ln1118_9_reg_1064             |   16|   0|   16|          0|
    |sext_ln700_reg_1023                |   16|   0|   16|          0|
    |sub_ln1192_10_reg_1080             |   16|   0|   20|          4|
    |sub_ln1192_5_reg_1070              |   20|   0|   20|          0|
    |sub_ln1192_reg_1029                |   20|   0|   20|          0|
    |tmp_1_reg_961                      |    8|   0|    8|          0|
    |tmp_1_reg_961_pp0_iter1_reg        |    8|   0|    8|          0|
    |tmp_2_reg_976                      |    8|   0|    8|          0|
    |tmp_2_reg_976_pp0_iter1_reg        |    8|   0|    8|          0|
    |tmp_4_reg_1008                     |    8|   0|    8|          0|
    |tmp_5_reg_1014                     |    8|   0|    8|          0|
    |tmp_5_reg_1014_pp0_iter1_reg       |    8|   0|    8|          0|
    |trunc_ln1192_reg_1044              |   15|   0|   16|          1|
    |trunc_ln708_4_reg_1085             |    8|   0|    8|          0|
    |x_V_ap_vld_preg                    |    1|   0|    1|          0|
    |x_V_preg                           |  128|   0|  128|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  468|   0|  476|          8|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  128|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    8|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    8|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    8|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    8|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    8|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i128 %x_V_read to i8" [firmware/myproject.cpp:50]   --->   Operation 5 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %tmp_1 to i16" [firmware/myproject.cpp:50]   --->   Operation 7 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 8 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %trunc_ln1117 to i16" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.55ns)   --->   "%r_V_18 = mul i16 %sext_ln1117, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 10 'mul' 'r_V_18' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%r_V_19 = mul i16 %sext_ln1117, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 12 'mul' 'r_V_19' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)" [firmware/myproject.cpp:51]   --->   Operation 13 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:52]   --->   Operation 14 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_18, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 15 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i8 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Val2_7, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 17 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %rhs_V_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.80ns)   --->   "%ret_V = sub i20 %sext_ln728, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 19 'sub' 'ret_V' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i8 %tmp_1 to i11" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %r_V_19 to i20" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %tmp_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 22 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i20 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 23 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i20 %mul_ln1192, %ret_V" [firmware/myproject.cpp:50]   --->   Operation 24 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_19, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 25 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i20 %add_ln1192, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 27 'bitconcatenate' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %r_V_28 to i11" [firmware/myproject.cpp:50]   --->   Operation 28 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_1)   --->   "%r_V = add i11 %sext_ln700_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 29 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_1)   --->   "%sext_ln1192_2 = sext i11 %r_V to i16" [firmware/myproject.cpp:50]   --->   Operation 30 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i16 %sext_ln700, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 31 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %mul_ln1192_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192 = sub i20 %add_ln1192_1, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 33 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %p_Val2_7 to i11" [firmware/myproject.cpp:51]   --->   Operation 34 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %p_Val2_7 to i16" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %p_Val2_7 to i17" [firmware/myproject.cpp:51]   --->   Operation 36 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i8 %tmp_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 37 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_7, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 38 'bitconcatenate' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %r_V_20 to i12" [firmware/myproject.cpp:51]   --->   Operation 39 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i9 %r_V_20 to i17" [firmware/myproject.cpp:51]   --->   Operation 40 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.46ns)   --->   "%r_V_21 = mul i17 %sext_ln1118_3, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 41 'mul' 'r_V_21' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i17 %r_V_21 to i20" [firmware/myproject.cpp:51]   --->   Operation 42 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i20 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 43 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%r_V_5 = mul i16 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 44 'mul' 'r_V_5' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %r_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 45 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i8 %tmp_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 46 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i20 %sext_ln1192_9, %sext_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 47 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i17 %r_V_21 to i16" [firmware/myproject.cpp:51]   --->   Operation 48 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_7, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 49 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %r_V_6 to i11" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %r_V_6 to i16" [firmware/myproject.cpp:51]   --->   Operation 51 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.72ns)   --->   "%r_V_22 = sub i11 %sext_ln1118_5, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 52 'sub' 'r_V_22' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i11 %r_V_22 to i16" [firmware/myproject.cpp:51]   --->   Operation 53 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %tmp_4 to i16" [firmware/myproject.cpp:51]   --->   Operation 54 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i16 %sext_ln1118_7, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 55 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_Val2_7, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 56 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %shl_ln1118_6 to i12" [firmware/myproject.cpp:51]   --->   Operation 57 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%r_V_23 = sub i12 %sext_ln1118_8, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 58 'sub' 'r_V_23' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %tmp_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.55ns)   --->   "%r_V_9 = mul i16 %sext_ln1118_9, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 60 'mul' 'r_V_9' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i16 %r_V_9 to i20" [firmware/myproject.cpp:52]   --->   Operation 61 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_5)   --->   "%mul_ln1192_7 = mul i20 %sext_ln1192_9, %sext_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 62 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %p_Val2_7, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 63 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_5 = sub i20 %mul_ln1192_7, %rhs_V_6" [firmware/myproject.cpp:52]   --->   Operation 64 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %tmp_5 to i11" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_29 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 66 'bitconcatenate' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_29 to i11" [firmware/myproject.cpp:52]   --->   Operation 67 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_8)   --->   "%r_V_12 = add i11 %sext_ln1118_10, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 68 'add' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_8)   --->   "%sext_ln1118_12 = sext i11 %r_V_12 to i16" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_8 = mul i16 %sext_ln1118_9, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 70 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (1.70ns)   --->   "%mul_ln1192_10 = mul i16 %sext_ln1118_2, %sext_ln1118_6" [firmware/myproject.cpp:53]   --->   Operation 71 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %mul_ln1192_10, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 72 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln1192_8 = sub i20 0, %shl_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 73 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.55ns)   --->   "%r_V_26 = mul i16 %sext_ln700, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 74 'mul' 'r_V_26' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_26, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 75 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_9 = sub i20 %sub_ln1192_8, %rhs_V_9" [firmware/myproject.cpp:53]   --->   Operation 76 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (1.55ns)   --->   "%r_V_27 = mul i16 %sext_ln1118_7, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 77 'mul' 'r_V_27' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_27, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 78 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i20 %sub_ln1192_9, %rhs_V_10" [firmware/myproject.cpp:53]   --->   Operation 79 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %p_Val2_7, i9 0)" [firmware/myproject.cpp:53]   --->   Operation 80 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i17 %rhs_V_11 to i20" [firmware/myproject.cpp:53]   --->   Operation 81 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i20 %add_ln1192_11, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 82 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 83 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i18 %rhs_V_12 to i20" [firmware/myproject.cpp:53]   --->   Operation 84 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_10 = sub i20 %add_ln1192_12, %sext_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 85 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = call i23 @_ssdm_op_BitConcatenate.i23.i11.i12(i11 %r_V_22, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 86 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.72ns)   --->   "%r_V_30 = sub i11 %sext_ln1118, %sext_ln700_1" [firmware/myproject.cpp:54]   --->   Operation 87 'sub' 'r_V_30' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i23 %lhs_V to i24" [firmware/myproject.cpp:54]   --->   Operation 88 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i23 @_ssdm_op_BitConcatenate.i23.i11.i12(i11 %r_V_30, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 89 'bitconcatenate' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i23 %rhs_V_14 to i24" [firmware/myproject.cpp:54]   --->   Operation 90 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.82ns)   --->   "%ret_V_5 = sub i24 %sext_ln703, %sext_ln728_1" [firmware/myproject.cpp:54]   --->   Operation 91 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%r_V_17 = sub i11 %sext_ln1118_11, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 92 'sub' 'r_V_17' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%sext_ln1118_13 = sext i11 %r_V_17 to i16" [firmware/myproject.cpp:54]   --->   Operation 93 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i16 %sext_ln1118_9, %sext_ln1118_13" [firmware/myproject.cpp:54]   --->   Operation 94 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %mul_ln1192_11, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 95 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i24 %ret_V_5, %shl_ln1192_s" [firmware/myproject.cpp:54]   --->   Operation 96 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_6 = add i24 -458752, %sub_ln1192_12" [firmware/myproject.cpp:54]   --->   Operation 97 'add' 'ret_V_6' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ret_V_6, i32 16, i32 23)" [firmware/myproject.cpp:54]   --->   Operation 98 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !133"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !139"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !145"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !151"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !157"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !163"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 105 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 108 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %tmp_1, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 109 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i19 %rhs_V_3 to i20" [firmware/myproject.cpp:50]   --->   Operation 110 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i20 %sub_ln1192, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 111 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 112 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %r_V_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 113 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.46ns)   --->   "%mul_ln1192_2 = mul i16 %sext_ln700, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 114 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %mul_ln1192_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 115 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i20 %add_ln1192_2, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 116 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %tmp_2, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 117 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i19 %rhs_V_4 to i20" [firmware/myproject.cpp:50]   --->   Operation 118 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i20 %add_ln1192_3, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 119 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i20 -45056, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 120 'add' 'ret_V_1' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_1, i32 12, i32 19)" [firmware/myproject.cpp:50]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_3, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 123 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_4, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 124 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i24 %shl_ln1192_3, %shl_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 125 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %trunc_ln1192, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 126 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i24 %sub_ln1192_2, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 127 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (1.70ns)   --->   "%mul_ln1192_5 = mul i16 %sext_ln1117, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 128 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %mul_ln1192_5, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 129 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i24 %add_ln1192_5, %shl_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 130 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %mul_ln1192_6, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 131 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_3 = sub i24 %add_ln1192_6, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 132 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %r_V_23, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 133 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i24 %sub_ln1192_3, %rhs_V_5" [firmware/myproject.cpp:51]   --->   Operation 134 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i24 -851968, %sub_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 135 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ret_V_2, i32 16, i32 23)" [firmware/myproject.cpp:51]   --->   Operation 136 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 137 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.55ns)   --->   "%r_V_24 = mul i16 %sext_ln1117, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 138 'mul' 'r_V_24' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_24, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 139 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.80ns)   --->   "%sub_ln1192_6 = sub i20 %sub_ln1192_5, %rhs_V_7" [firmware/myproject.cpp:52]   --->   Operation 140 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.55ns)   --->   "%r_V_25 = mul i16 %sext_ln700, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 141 'mul' 'r_V_25' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %r_V_25, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 142 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i20 %sub_ln1192_6, %rhs_V_8" [firmware/myproject.cpp:52]   --->   Operation 143 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i8 %tmp_5 to i12" [firmware/myproject.cpp:52]   --->   Operation 144 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %mul_ln1192_8, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 145 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i20 %add_ln1192_8, %shl_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 146 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (1.55ns)   --->   "%mul_ln1192_9 = mul i12 29, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 147 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %mul_ln1192_9, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 148 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i20 %sub_ln1192_7, %shl_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 149 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i20 -20480, %add_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 150 'add' 'ret_V_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_3, i32 12, i32 19)" [firmware/myproject.cpp:52]   --->   Operation 151 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 152 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_5, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 153 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i18 %rhs_V_13 to i20" [firmware/myproject.cpp:53]   --->   Operation 154 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i20 %sub_ln1192_10, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 155 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i20 -32768, %sub_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 156 'add' 'ret_V_4' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_4, i32 12, i32 19)" [firmware/myproject.cpp:53]   --->   Operation 157 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 159 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000]
trunc_ln1117       (trunc         ) [ 0000]
tmp_1              (partselect    ) [ 0111]
sext_ln1117        (sext          ) [ 0111]
tmp_2              (partselect    ) [ 0111]
sext_ln1116        (sext          ) [ 0000]
r_V_18             (mul           ) [ 0110]
p_Val2_7           (partselect    ) [ 0110]
r_V_19             (mul           ) [ 0110]
tmp_4              (partselect    ) [ 0110]
tmp_5              (partselect    ) [ 0111]
rhs_V              (bitconcatenate) [ 0000]
sext_ln700         (sext          ) [ 0101]
rhs_V_1            (bitconcatenate) [ 0000]
sext_ln728         (sext          ) [ 0000]
ret_V              (sub           ) [ 0000]
sext_ln700_1       (sext          ) [ 0000]
sext_ln1192        (sext          ) [ 0000]
sext_ln1192_1      (sext          ) [ 0000]
mul_ln1192         (mul           ) [ 0000]
add_ln1192         (add           ) [ 0000]
rhs_V_2            (bitconcatenate) [ 0000]
add_ln1192_1       (add           ) [ 0000]
r_V_28             (bitconcatenate) [ 0000]
sext_ln1118        (sext          ) [ 0000]
r_V                (add           ) [ 0000]
sext_ln1192_2      (sext          ) [ 0000]
mul_ln1192_1       (mul           ) [ 0000]
shl_ln             (bitconcatenate) [ 0000]
sub_ln1192         (sub           ) [ 0101]
sext_ln1118_1      (sext          ) [ 0000]
sext_ln1118_2      (sext          ) [ 0000]
sext_ln1118_3      (sext          ) [ 0000]
sext_ln1192_6      (sext          ) [ 0000]
r_V_20             (bitconcatenate) [ 0000]
sext_ln1118_4      (sext          ) [ 0000]
sext_ln1116_1      (sext          ) [ 0000]
r_V_21             (mul           ) [ 0000]
sext_ln1192_7      (sext          ) [ 0000]
mul_ln1192_3       (mul           ) [ 0101]
r_V_5              (mul           ) [ 0000]
sext_ln1192_8      (sext          ) [ 0000]
sext_ln1192_9      (sext          ) [ 0000]
mul_ln1192_4       (mul           ) [ 0101]
trunc_ln1192       (trunc         ) [ 0101]
r_V_6              (bitconcatenate) [ 0000]
sext_ln1118_5      (sext          ) [ 0000]
sext_ln1118_6      (sext          ) [ 0101]
r_V_22             (sub           ) [ 0000]
sext_ln1192_10     (sext          ) [ 0000]
sext_ln1118_7      (sext          ) [ 0000]
mul_ln1192_6       (mul           ) [ 0101]
shl_ln1118_6       (bitconcatenate) [ 0000]
sext_ln1118_8      (sext          ) [ 0000]
r_V_23             (sub           ) [ 0101]
sext_ln1118_9      (sext          ) [ 0101]
r_V_9              (mul           ) [ 0000]
sext_ln1192_11     (sext          ) [ 0000]
mul_ln1192_7       (mul           ) [ 0000]
rhs_V_6            (bitconcatenate) [ 0000]
sub_ln1192_5       (sub           ) [ 0101]
sext_ln1118_10     (sext          ) [ 0000]
r_V_29             (bitconcatenate) [ 0000]
sext_ln1118_11     (sext          ) [ 0000]
r_V_12             (add           ) [ 0000]
sext_ln1118_12     (sext          ) [ 0000]
mul_ln1192_8       (mul           ) [ 0101]
mul_ln1192_10      (mul           ) [ 0000]
shl_ln1192_9       (bitconcatenate) [ 0000]
sub_ln1192_8       (sub           ) [ 0000]
r_V_26             (mul           ) [ 0000]
rhs_V_9            (bitconcatenate) [ 0000]
sub_ln1192_9       (sub           ) [ 0000]
r_V_27             (mul           ) [ 0000]
rhs_V_10           (bitconcatenate) [ 0000]
add_ln1192_11      (add           ) [ 0000]
rhs_V_11           (bitconcatenate) [ 0000]
sext_ln1192_13     (sext          ) [ 0000]
add_ln1192_12      (add           ) [ 0000]
rhs_V_12           (bitconcatenate) [ 0000]
sext_ln1192_14     (sext          ) [ 0000]
sub_ln1192_10      (sub           ) [ 0101]
lhs_V              (bitconcatenate) [ 0000]
r_V_30             (sub           ) [ 0000]
sext_ln703         (sext          ) [ 0000]
rhs_V_14           (bitconcatenate) [ 0000]
sext_ln728_1       (sext          ) [ 0000]
ret_V_5            (sub           ) [ 0000]
r_V_17             (sub           ) [ 0000]
sext_ln1118_13     (sext          ) [ 0000]
mul_ln1192_11      (mul           ) [ 0000]
shl_ln1192_s       (bitconcatenate) [ 0000]
sub_ln1192_12      (sub           ) [ 0000]
ret_V_6            (add           ) [ 0000]
trunc_ln708_4      (partselect    ) [ 0101]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln32 (specinterface ) [ 0000]
specpipeline_ln33  (specpipeline  ) [ 0000]
rhs_V_3            (bitconcatenate) [ 0000]
sext_ln1192_3      (sext          ) [ 0000]
add_ln1192_2       (add           ) [ 0000]
r_V_2              (bitconcatenate) [ 0000]
sext_ln1192_4      (sext          ) [ 0000]
mul_ln1192_2       (mul           ) [ 0000]
shl_ln1192_1       (bitconcatenate) [ 0000]
add_ln1192_3       (add           ) [ 0000]
rhs_V_4            (bitconcatenate) [ 0000]
sext_ln1192_5      (sext          ) [ 0000]
sub_ln1192_1       (sub           ) [ 0000]
ret_V_1            (add           ) [ 0000]
trunc_ln           (partselect    ) [ 0000]
write_ln50         (write         ) [ 0000]
shl_ln1192_2       (bitconcatenate) [ 0000]
shl_ln1192_3       (bitconcatenate) [ 0000]
sub_ln1192_2       (sub           ) [ 0000]
shl_ln1192_4       (bitconcatenate) [ 0000]
add_ln1192_5       (add           ) [ 0000]
mul_ln1192_5       (mul           ) [ 0000]
shl_ln1192_5       (bitconcatenate) [ 0000]
add_ln1192_6       (add           ) [ 0000]
shl_ln1192_6       (bitconcatenate) [ 0000]
sub_ln1192_3       (sub           ) [ 0000]
rhs_V_5            (bitconcatenate) [ 0000]
sub_ln1192_4       (sub           ) [ 0000]
ret_V_2            (add           ) [ 0000]
trunc_ln708_1      (partselect    ) [ 0000]
write_ln51         (write         ) [ 0000]
r_V_24             (mul           ) [ 0000]
rhs_V_7            (bitconcatenate) [ 0000]
sub_ln1192_6       (sub           ) [ 0000]
r_V_25             (mul           ) [ 0000]
rhs_V_8            (bitconcatenate) [ 0000]
add_ln1192_8       (add           ) [ 0000]
sext_ln1192_12     (sext          ) [ 0000]
shl_ln1192_7       (bitconcatenate) [ 0000]
sub_ln1192_7       (sub           ) [ 0000]
mul_ln1192_9       (mul           ) [ 0000]
shl_ln1192_8       (bitconcatenate) [ 0000]
add_ln1192_9       (add           ) [ 0000]
ret_V_3            (add           ) [ 0000]
trunc_ln708_2      (partselect    ) [ 0000]
write_ln52         (write         ) [ 0000]
rhs_V_13           (bitconcatenate) [ 0000]
sext_ln1192_15     (sext          ) [ 0000]
sub_ln1192_11      (sub           ) [ 0000]
ret_V_4            (add           ) [ 0000]
trunc_ln708_3      (partselect    ) [ 0000]
write_ln53         (write         ) [ 0000]
write_ln54         (write         ) [ 0000]
ret_ln56           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i11.i12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i20.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="x_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln50_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln51_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln52_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln53_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln54_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln1117_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="128" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="8" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln1117_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="128" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln1116_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="r_V_18_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Val2_7_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="128" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="0" index="3" bw="8" slack="0"/>
<pin id="210" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="r_V_19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="128" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="128" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="rhs_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="20" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="1"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln700_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="rhs_V_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln728_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="ret_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln700_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln1192_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1192_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="rhs_V_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln1192_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="0"/>
<pin id="286" dir="0" index="1" bw="20" slack="0"/>
<pin id="287" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="r_V_28_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_28/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln1118_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="20" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln1192_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="20" slack="0"/>
<pin id="309" dir="0" index="1" bw="20" slack="0"/>
<pin id="310" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln1118_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln1118_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln1118_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln1192_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_20_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="1"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1118_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln1116_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="r_V_21_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1192_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="0"/>
<pin id="348" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_V_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln1192_8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln1192_9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln1192_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_V_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1118_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1118_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_22_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1192_10_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln1118_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln1118_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="1"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1118_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_V_23_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1118_9_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln1192_11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="rhs_V_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="20" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln1118_10_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_29_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1118_11_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mul_ln1192_10_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln1192_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="20" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln1192_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="20" slack="0"/>
<pin id="463" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="r_V_26_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="rhs_V_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sub_ln1192_9_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="20" slack="0"/>
<pin id="482" dir="0" index="1" bw="20" slack="0"/>
<pin id="483" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_V_27_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="rhs_V_10_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="20" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln1192_11_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="20" slack="0"/>
<pin id="502" dir="0" index="1" bw="20" slack="0"/>
<pin id="503" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="rhs_V_11_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="1"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_11/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln1192_13_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="17" slack="0"/>
<pin id="515" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln1192_12_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="20" slack="0"/>
<pin id="519" dir="0" index="1" bw="17" slack="0"/>
<pin id="520" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="rhs_V_12_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="18" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="1"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln1192_14_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="18" slack="0"/>
<pin id="532" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln1192_10_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="20" slack="0"/>
<pin id="536" dir="0" index="1" bw="18" slack="0"/>
<pin id="537" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="lhs_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="23" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="r_V_30_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln703_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="0"/>
<pin id="556" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="rhs_V_14_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="23" slack="0"/>
<pin id="560" dir="0" index="1" bw="11" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_14/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln728_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="23" slack="0"/>
<pin id="568" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="ret_V_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="23" slack="0"/>
<pin id="572" dir="0" index="1" bw="23" slack="0"/>
<pin id="573" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln1192_s_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="24" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sub_ln1192_12_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="24" slack="0"/>
<pin id="585" dir="0" index="1" bw="24" slack="0"/>
<pin id="586" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="ret_V_6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="20" slack="0"/>
<pin id="591" dir="0" index="1" bw="24" slack="0"/>
<pin id="592" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln708_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="24" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="rhs_V_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="19" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="2"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln1192_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="19" slack="0"/>
<pin id="614" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln1192_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="20" slack="1"/>
<pin id="618" dir="0" index="1" bw="19" slack="0"/>
<pin id="619" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="r_V_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="2"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln1192_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="mul_ln1192_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="shl_ln1192_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="20" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln1192_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="20" slack="0"/>
<pin id="647" dir="0" index="1" bw="20" slack="0"/>
<pin id="648" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="rhs_V_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="19" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="2"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1192_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="19" slack="0"/>
<pin id="660" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sub_ln1192_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="20" slack="0"/>
<pin id="664" dir="0" index="1" bw="19" slack="0"/>
<pin id="665" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="ret_V_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="17" slack="0"/>
<pin id="670" dir="0" index="1" bw="20" slack="0"/>
<pin id="671" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="20" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln1192_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="24" slack="0"/>
<pin id="687" dir="0" index="1" bw="20" slack="1"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln1192_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="0" index="1" bw="20" slack="1"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sub_ln1192_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="0"/>
<pin id="701" dir="0" index="1" bw="24" slack="0"/>
<pin id="702" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="shl_ln1192_4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="24" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="1"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln1192_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="24" slack="0"/>
<pin id="714" dir="0" index="1" bw="24" slack="0"/>
<pin id="715" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="mul_ln1192_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="2"/>
<pin id="720" dir="0" index="1" bw="10" slack="1"/>
<pin id="721" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="shl_ln1192_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="24" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln1192_6_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="24" slack="0"/>
<pin id="732" dir="0" index="1" bw="24" slack="0"/>
<pin id="733" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="shl_ln1192_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="24" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="1"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sub_ln1192_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="24" slack="0"/>
<pin id="745" dir="0" index="1" bw="24" slack="0"/>
<pin id="746" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="rhs_V_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="24" slack="0"/>
<pin id="751" dir="0" index="1" bw="12" slack="1"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub_ln1192_4_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="24" slack="0"/>
<pin id="758" dir="0" index="1" bw="24" slack="0"/>
<pin id="759" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="ret_V_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="21" slack="0"/>
<pin id="764" dir="0" index="1" bw="24" slack="0"/>
<pin id="765" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln708_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="24" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="0" index="3" bw="6" slack="0"/>
<pin id="773" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="r_V_24_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="2"/>
<pin id="781" dir="0" index="1" bw="8" slack="1"/>
<pin id="782" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="rhs_V_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="20" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln1192_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="20" slack="1"/>
<pin id="793" dir="0" index="1" bw="20" slack="0"/>
<pin id="794" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="r_V_25_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="0" index="1" bw="8" slack="1"/>
<pin id="799" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="rhs_V_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="20" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln1192_8_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="20" slack="0"/>
<pin id="810" dir="0" index="1" bw="20" slack="0"/>
<pin id="811" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1192_12_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="2"/>
<pin id="816" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="shl_ln1192_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="20" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="1"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sub_ln1192_7_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="20" slack="0"/>
<pin id="826" dir="0" index="1" bw="20" slack="0"/>
<pin id="827" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="mul_ln1192_9_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="6" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="shl_ln1192_8_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="20" slack="0"/>
<pin id="838" dir="0" index="1" bw="12" slack="0"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln1192_9_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="20" slack="0"/>
<pin id="846" dir="0" index="1" bw="20" slack="0"/>
<pin id="847" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="ret_V_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="20" slack="0"/>
<pin id="853" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln708_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="20" slack="0"/>
<pin id="859" dir="0" index="2" bw="5" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="rhs_V_13_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="18" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="2"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_13/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln1192_15_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="18" slack="0"/>
<pin id="876" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sub_ln1192_11_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="20" slack="1"/>
<pin id="880" dir="0" index="1" bw="18" slack="0"/>
<pin id="881" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="ret_V_4_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="20" slack="0"/>
<pin id="886" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln708_3_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="20" slack="0"/>
<pin id="892" dir="0" index="2" bw="5" slack="0"/>
<pin id="893" dir="0" index="3" bw="6" slack="0"/>
<pin id="894" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="900" class="1007" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="0" index="2" bw="20" slack="0"/>
<pin id="904" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="909" class="1007" name="grp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="10" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V/2 sext_ln1192_2/2 mul_ln1192_1/2 "/>
</bind>
</comp>

<comp id="918" class="1007" name="mul_ln1192_3_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="17" slack="0"/>
<pin id="921" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="924" class="1007" name="mul_ln1192_4_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="0"/>
<pin id="927" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/2 "/>
</bind>
</comp>

<comp id="930" class="1007" name="mul_ln1192_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="11" slack="0"/>
<pin id="933" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/2 "/>
</bind>
</comp>

<comp id="936" class="1007" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="16" slack="0"/>
<pin id="939" dir="0" index="2" bw="20" slack="0"/>
<pin id="940" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_7/2 sub_ln1192_5/2 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="10" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_12/2 sext_ln1118_12/2 mul_ln1192_8/2 "/>
</bind>
</comp>

<comp id="952" class="1007" name="grp_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="0" index="2" bw="8" slack="0"/>
<pin id="956" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_17/2 sext_ln1118_13/2 mul_ln1192_11/2 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="sext_ln1117_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="2"/>
<pin id="972" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1117 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="1"/>
<pin id="978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="r_V_18_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="1"/>
<pin id="986" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="989" class="1005" name="p_Val2_7_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="r_V_19_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="1"/>
<pin id="1004" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_4_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="1"/>
<pin id="1010" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_5_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="sext_ln700_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sub_ln1192_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="20" slack="1"/>
<pin id="1031" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="mul_ln1192_3_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="20" slack="1"/>
<pin id="1036" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mul_ln1192_4_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="20" slack="1"/>
<pin id="1041" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="trunc_ln1192_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="sext_ln1118_6_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="1"/>
<pin id="1051" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_6 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul_ln1192_6_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="r_V_23_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="12" slack="1"/>
<pin id="1061" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sext_ln1118_9_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_9 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="sub_ln1192_5_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="20" slack="1"/>
<pin id="1072" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_5 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="mul_ln1192_8_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="1"/>
<pin id="1077" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="sub_ln1192_10_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="20" slack="1"/>
<pin id="1082" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_10 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln708_4_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="110" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="110" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="110" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="110" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="110" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="126" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="126" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="167" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="181" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="126" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="181" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="181" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="126" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="126" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="241" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="284" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="319" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="316" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="316" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="340" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="367" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="313" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="332" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="316" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="316" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="378" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="452" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="248" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="316" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="460" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="472" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="392" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="316" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="480" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="492" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="500" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="68" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="517" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="382" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="296" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="268" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="540" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="548" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="554" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="570" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="74" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="20" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="22" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="610"><net_src comp="98" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="100" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="615"><net_src comp="605" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="48" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="621" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="36" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="38" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="616" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="637" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="98" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="100" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="661"><net_src comp="651" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="645" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="102" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="104" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="106" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="108" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="684"><net_src comp="674" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="690"><net_src comp="112" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="38" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="112" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="38" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="685" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="42" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="699" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="727"><net_src comp="72" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="42" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="712" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="722" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="72" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="730" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="736" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="114" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="58" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="743" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="116" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="76" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="20" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="22" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="778"><net_src comp="768" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="788"><net_src comp="36" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="38" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="783" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="805"><net_src comp="36" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="38" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="791" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="800" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="822"><net_src comp="36" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="38" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="808" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="118" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="814" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="120" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="824" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="836" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="122" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="104" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="106" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="108" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="866"><net_src comp="856" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="872"><net_src comp="66" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="68" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="877"><net_src comp="867" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="124" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="895"><net_src comp="104" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="883" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="106" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="108" pin="0"/><net_sink comp="889" pin=3"/></net>

<net id="899"><net_src comp="889" pin="4"/><net_sink comp="153" pin=2"/></net>

<net id="905"><net_src comp="274" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="271" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="262" pin="2"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="900" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="914"><net_src comp="268" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="296" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="248" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="917"><net_src comp="909" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="922"><net_src comp="322" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="346" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="360" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="356" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="392" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="388" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="941"><net_src comp="360" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="421" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="425" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="949"><net_src comp="432" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="442" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="412" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="957"><net_src comp="442" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="432" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="412" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="960"><net_src comp="952" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="964"><net_src comp="171" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="973"><net_src comp="181" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="979"><net_src comp="185" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="987"><net_src comp="199" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="992"><net_src comp="205" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="999"><net_src comp="989" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1000"><net_src comp="989" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1001"><net_src comp="989" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1005"><net_src comp="215" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1011"><net_src comp="221" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1017"><net_src comp="231" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1021"><net_src comp="1014" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1026"><net_src comp="248" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1032"><net_src comp="307" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1037"><net_src comp="918" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1042"><net_src comp="924" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1047"><net_src comp="363" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1052"><net_src comp="378" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1057"><net_src comp="930" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1062"><net_src comp="406" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1067"><net_src comp="412" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1073"><net_src comp="936" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1078"><net_src comp="944" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1083"><net_src comp="534" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1088"><net_src comp="595" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {3 }
	Port: y_1_V | {3 }
	Port: y_2_V | {3 }
	Port: y_3_V | {3 }
	Port: y_4_V | {3 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1117 : 1
		sext_ln1116 : 1
		r_V_18 : 2
		r_V_19 : 2
	State 2
		sext_ln728 : 1
		ret_V : 2
		mul_ln1192 : 1
		add_ln1192 : 3
		add_ln1192_1 : 4
		sext_ln1118 : 1
		r_V : 2
		sext_ln1192_2 : 3
		mul_ln1192_1 : 4
		shl_ln : 5
		sub_ln1192 : 6
		sext_ln1118_4 : 1
		sext_ln1116_1 : 1
		r_V_21 : 2
		sext_ln1192_7 : 3
		mul_ln1192_3 : 4
		r_V_5 : 1
		sext_ln1192_8 : 2
		mul_ln1192_4 : 3
		trunc_ln1192 : 3
		sext_ln1118_5 : 1
		sext_ln1118_6 : 1
		r_V_22 : 2
		sext_ln1192_10 : 3
		mul_ln1192_6 : 4
		sext_ln1118_8 : 1
		r_V_23 : 2
		r_V_9 : 1
		sext_ln1192_11 : 2
		mul_ln1192_7 : 3
		sub_ln1192_5 : 4
		sext_ln1118_11 : 1
		r_V_12 : 2
		sext_ln1118_12 : 3
		mul_ln1192_8 : 4
		mul_ln1192_10 : 2
		shl_ln1192_9 : 3
		sub_ln1192_8 : 4
		r_V_26 : 1
		rhs_V_9 : 2
		sub_ln1192_9 : 5
		r_V_27 : 1
		rhs_V_10 : 2
		add_ln1192_11 : 6
		sext_ln1192_13 : 1
		add_ln1192_12 : 7
		sext_ln1192_14 : 1
		sub_ln1192_10 : 8
		lhs_V : 3
		r_V_30 : 2
		sext_ln703 : 4
		rhs_V_14 : 3
		sext_ln728_1 : 4
		ret_V_5 : 5
		r_V_17 : 2
		sext_ln1118_13 : 3
		mul_ln1192_11 : 4
		shl_ln1192_s : 5
		sub_ln1192_12 : 6
		ret_V_6 : 7
		trunc_ln708_4 : 8
	State 3
		sext_ln1192_3 : 1
		add_ln1192_2 : 2
		sext_ln1192_4 : 1
		mul_ln1192_2 : 2
		shl_ln1192_1 : 3
		add_ln1192_3 : 4
		sext_ln1192_5 : 1
		sub_ln1192_1 : 5
		ret_V_1 : 6
		trunc_ln : 7
		write_ln50 : 8
		sub_ln1192_2 : 1
		add_ln1192_5 : 2
		shl_ln1192_5 : 1
		add_ln1192_6 : 3
		sub_ln1192_3 : 4
		sub_ln1192_4 : 5
		ret_V_2 : 6
		trunc_ln708_1 : 7
		write_ln51 : 8
		rhs_V_7 : 1
		sub_ln1192_6 : 2
		rhs_V_8 : 1
		add_ln1192_8 : 3
		sub_ln1192_7 : 4
		mul_ln1192_9 : 1
		shl_ln1192_8 : 2
		add_ln1192_9 : 5
		ret_V_3 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8
		sext_ln1192_15 : 1
		sub_ln1192_11 : 2
		ret_V_4 : 3
		trunc_ln708_3 : 4
		write_ln53 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_18_fu_199      |    0    |    0    |    40   |
|          |      r_V_19_fu_215      |    0    |    0    |    40   |
|          |      r_V_21_fu_340      |    0    |    0    |    49   |
|          |       r_V_5_fu_350      |    0    |    0    |    40   |
|          |       r_V_9_fu_415      |    0    |    0    |    40   |
|          |   mul_ln1192_10_fu_446  |    0    |    0    |    62   |
|          |      r_V_26_fu_466      |    0    |    0    |    40   |
|    mul   |      r_V_27_fu_486      |    0    |    0    |    40   |
|          |   mul_ln1192_2_fu_632   |    0    |    0    |    49   |
|          |   mul_ln1192_5_fu_718   |    0    |    0    |    62   |
|          |      r_V_24_fu_779      |    0    |    0    |    40   |
|          |      r_V_25_fu_796      |    0    |    0    |    40   |
|          |   mul_ln1192_9_fu_830   |    0    |    0    |    40   |
|          |   mul_ln1192_3_fu_918   |    1    |    0    |    0    |
|          |   mul_ln1192_4_fu_924   |    1    |    0    |    0    |
|          |   mul_ln1192_6_fu_930   |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_262      |    0    |    0    |    27   |
|          |    sub_ln1192_fu_307    |    0    |    0    |    24   |
|          |      r_V_22_fu_382      |    0    |    0    |    17   |
|          |      r_V_23_fu_406      |    0    |    0    |    18   |
|          |   sub_ln1192_8_fu_460   |    0    |    0    |    27   |
|          |   sub_ln1192_9_fu_480   |    0    |    0    |    24   |
|          |   sub_ln1192_10_fu_534  |    0    |    0    |    24   |
|          |      r_V_30_fu_548      |    0    |    0    |    17   |
|    sub   |      ret_V_5_fu_570     |    0    |    0    |    30   |
|          |   sub_ln1192_12_fu_583  |    0    |    0    |    24   |
|          |   sub_ln1192_1_fu_662   |    0    |    0    |    24   |
|          |   sub_ln1192_2_fu_699   |    0    |    0    |    24   |
|          |   sub_ln1192_3_fu_743   |    0    |    0    |    24   |
|          |   sub_ln1192_4_fu_756   |    0    |    0    |    24   |
|          |   sub_ln1192_6_fu_791   |    0    |    0    |    27   |
|          |   sub_ln1192_7_fu_824   |    0    |    0    |    24   |
|          |   sub_ln1192_11_fu_878  |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|          |   add_ln1192_1_fu_284   |    0    |    0    |    24   |
|          |   add_ln1192_11_fu_500  |    0    |    0    |    24   |
|          |   add_ln1192_12_fu_517  |    0    |    0    |    24   |
|          |      ret_V_6_fu_589     |    0    |    0    |    24   |
|          |   add_ln1192_2_fu_616   |    0    |    0    |    24   |
|          |   add_ln1192_3_fu_645   |    0    |    0    |    24   |
|    add   |      ret_V_1_fu_668     |    0    |    0    |    24   |
|          |   add_ln1192_5_fu_712   |    0    |    0    |    24   |
|          |   add_ln1192_6_fu_730   |    0    |    0    |    24   |
|          |      ret_V_2_fu_762     |    0    |    0    |    24   |
|          |   add_ln1192_8_fu_808   |    0    |    0    |    24   |
|          |   add_ln1192_9_fu_844   |    0    |    0    |    24   |
|          |      ret_V_3_fu_850     |    0    |    0    |    24   |
|          |      ret_V_4_fu_883     |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|  addmul  |        grp_fu_909       |    1    |    0    |    0    |
|          |        grp_fu_944       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_900       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |        grp_fu_936       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  submul  |        grp_fu_952       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_126  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_132 |    0    |    0    |    0    |
|          | write_ln51_write_fu_139 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_146 |    0    |    0    |    0    |
|          | write_ln53_write_fu_153 |    0    |    0    |    0    |
|          | write_ln54_write_fu_160 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1117_fu_167   |    0    |    0    |    0    |
|          |   trunc_ln1192_fu_363   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_171      |    0    |    0    |    0    |
|          |       tmp_2_fu_185      |    0    |    0    |    0    |
|          |     p_Val2_7_fu_205     |    0    |    0    |    0    |
|          |       tmp_4_fu_221      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_231      |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_595  |    0    |    0    |    0    |
|          |     trunc_ln_fu_674     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_768  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_856  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_889  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_181   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_195   |    0    |    0    |    0    |
|          |    sext_ln700_fu_248    |    0    |    0    |    0    |
|          |    sext_ln728_fu_258    |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_268   |    0    |    0    |    0    |
|          |    sext_ln1192_fu_271   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_274  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_296   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_313  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_316  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_319  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_322  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_332  |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_336  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_346  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_356  |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_360  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_5_fu_374  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_378  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_388  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_392  |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_402  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_412  |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_421  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_432  |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_442  |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_513  |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_530  |    0    |    0    |    0    |
|          |    sext_ln703_fu_554    |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_566   |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_612  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_628  |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_658  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_814  |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_874  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_241      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_251     |    0    |    0    |    0    |
|          |      rhs_V_2_fu_277     |    0    |    0    |    0    |
|          |      r_V_28_fu_289      |    0    |    0    |    0    |
|          |      shl_ln_fu_300      |    0    |    0    |    0    |
|          |      r_V_20_fu_325      |    0    |    0    |    0    |
|          |       r_V_6_fu_367      |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_395   |    0    |    0    |    0    |
|          |      rhs_V_6_fu_425     |    0    |    0    |    0    |
|          |      r_V_29_fu_435      |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_452   |    0    |    0    |    0    |
|          |      rhs_V_9_fu_472     |    0    |    0    |    0    |
|          |     rhs_V_10_fu_492     |    0    |    0    |    0    |
|          |     rhs_V_11_fu_506     |    0    |    0    |    0    |
|          |     rhs_V_12_fu_523     |    0    |    0    |    0    |
|          |       lhs_V_fu_540      |    0    |    0    |    0    |
|bitconcatenate|     rhs_V_14_fu_558     |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_576   |    0    |    0    |    0    |
|          |      rhs_V_3_fu_605     |    0    |    0    |    0    |
|          |       r_V_2_fu_621      |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_637   |    0    |    0    |    0    |
|          |      rhs_V_4_fu_651     |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_685   |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_692   |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_705   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_722   |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_736   |    0    |    0    |    0    |
|          |      rhs_V_5_fu_749     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_783     |    0    |    0    |    0    |
|          |      rhs_V_8_fu_800     |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_817   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_836   |    0    |    0    |    0    |
|          |     rhs_V_13_fu_867     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |    0    |   1321  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| mul_ln1192_3_reg_1034|   20   |
| mul_ln1192_4_reg_1039|   20   |
| mul_ln1192_6_reg_1054|   16   |
| mul_ln1192_8_reg_1075|   16   |
|   p_Val2_7_reg_989   |    8   |
|    r_V_18_reg_984    |   16   |
|    r_V_19_reg_1002   |   16   |
|    r_V_23_reg_1059   |   12   |
|  sext_ln1117_reg_970 |   16   |
|sext_ln1118_6_reg_1049|   16   |
|sext_ln1118_9_reg_1064|   16   |
|  sext_ln700_reg_1023 |   16   |
|sub_ln1192_10_reg_1080|   20   |
| sub_ln1192_5_reg_1070|   20   |
|  sub_ln1192_reg_1029 |   20   |
|     tmp_1_reg_961    |    8   |
|     tmp_2_reg_976    |    8   |
|    tmp_4_reg_1008    |    8   |
|    tmp_5_reg_1014    |    8   |
| trunc_ln1192_reg_1044|   16   |
|trunc_ln708_4_reg_1085|    8   |
+----------------------+--------+
|         Total        |   304  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |  1321  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   304  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   304  |  1321  |
+-----------+--------+--------+--------+
