// Seed: 3854707131
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4
);
  wor id_6 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    output logic id_2,
    input  tri   id_3,
    output tri   id_4
);
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_4
  );
  always @(1 + !id_3) begin
    id_2 <= 1'd0;
  end
  always #1;
  id_6(
      .id_0(id_0),
      .id_1(id_0),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5(1 == id_1),
      .id_6(1),
      .id_7(1),
      .id_8(),
      .id_9(1),
      .id_10(1),
      .id_11(id_3),
      .id_12(1),
      .id_13(id_4)
  );
endmodule
