D:/ProgramData/GitHub/FYS4220-Kun-Zhu/lab1/src/counter.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/ProgramData/GitHub/FYS4220-Kun-Zhu/lab1/src/counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter
-- Compiling architecture rtl of counter

} {} {}}
