Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb 19 03:26:52 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_gpu_timing_summary_routed.rpt -pb top_gpu_timing_summary_routed.pb -rpx top_gpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gpu
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (2288)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2288)
---------------------------------
 There are 2288 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.449        0.000                      0                 5915        0.038        0.000                      0                 5915        3.000        0.000                       0                  2298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_20_clk_wiz_0      {0.000 25.000}     50.000          20.000          
  clk_25_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  clk_40_clk_wiz_0      {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_20_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          
  clk_25_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  clk_40_clk_wiz_0_1    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_20_clk_wiz_0           42.371        0.000                      0                 1981        0.136        0.000                      0                 1981       23.750        0.000                       0                   294  
  clk_25_clk_wiz_0           31.932        0.000                      0                  129        0.175        0.000                      0                  129       19.500        0.000                       0                    65  
  clk_40_clk_wiz_0           13.813        0.000                      0                 3716        0.140        0.000                      0                 3716       12.000        0.000                       0                  1935  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_20_clk_wiz_0_1         42.375        0.000                      0                 1981        0.136        0.000                      0                 1981       23.750        0.000                       0                   294  
  clk_25_clk_wiz_0_1         31.935        0.000                      0                  129        0.175        0.000                      0                  129       19.500        0.000                       0                    65  
  clk_40_clk_wiz_0_1         13.815        0.000                      0                 3716        0.140        0.000                      0                 3716       12.000        0.000                       0                  1935  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_clk_wiz_0    clk_20_clk_wiz_0          5.449        0.000                      0                  262        0.240        0.000                      0                  262  
clk_40_clk_wiz_0    clk_20_clk_wiz_0         16.405        0.000                      0                  180        0.438        0.000                      0                  180  
clk_20_clk_wiz_0_1  clk_20_clk_wiz_0         42.371        0.000                      0                 1981        0.038        0.000                      0                 1981  
clk_25_clk_wiz_0_1  clk_20_clk_wiz_0          5.449        0.000                      0                  262        0.240        0.000                      0                  262  
clk_40_clk_wiz_0_1  clk_20_clk_wiz_0         16.405        0.000                      0                  180        0.438        0.000                      0                  180  
clk_20_clk_wiz_0    clk_25_clk_wiz_0          5.544        0.000                      0                    7        0.269        0.000                      0                    7  
clk_20_clk_wiz_0_1  clk_25_clk_wiz_0          5.548        0.000                      0                    7        0.273        0.000                      0                    7  
clk_25_clk_wiz_0_1  clk_25_clk_wiz_0         31.932        0.000                      0                  129        0.081        0.000                      0                  129  
clk_20_clk_wiz_0    clk_40_clk_wiz_0         15.862        0.000                      0                 1286        0.213        0.000                      0                 1286  
clk_20_clk_wiz_0_1  clk_40_clk_wiz_0         15.866        0.000                      0                 1286        0.217        0.000                      0                 1286  
clk_40_clk_wiz_0_1  clk_40_clk_wiz_0         13.813        0.000                      0                 3716        0.053        0.000                      0                 3716  
clk_20_clk_wiz_0    clk_20_clk_wiz_0_1       42.371        0.000                      0                 1981        0.038        0.000                      0                 1981  
clk_25_clk_wiz_0    clk_20_clk_wiz_0_1        5.452        0.000                      0                  262        0.244        0.000                      0                  262  
clk_40_clk_wiz_0    clk_20_clk_wiz_0_1       16.409        0.000                      0                  180        0.442        0.000                      0                  180  
clk_25_clk_wiz_0_1  clk_20_clk_wiz_0_1        5.452        0.000                      0                  262        0.244        0.000                      0                  262  
clk_40_clk_wiz_0_1  clk_20_clk_wiz_0_1       16.409        0.000                      0                  180        0.442        0.000                      0                  180  
clk_20_clk_wiz_0    clk_25_clk_wiz_0_1        5.544        0.000                      0                    7        0.269        0.000                      0                    7  
clk_25_clk_wiz_0    clk_25_clk_wiz_0_1       31.932        0.000                      0                  129        0.081        0.000                      0                  129  
clk_20_clk_wiz_0_1  clk_25_clk_wiz_0_1        5.548        0.000                      0                    7        0.273        0.000                      0                    7  
clk_20_clk_wiz_0    clk_40_clk_wiz_0_1       15.862        0.000                      0                 1286        0.213        0.000                      0                 1286  
clk_40_clk_wiz_0    clk_40_clk_wiz_0_1       13.813        0.000                      0                 3716        0.053        0.000                      0                 3716  
clk_20_clk_wiz_0_1  clk_40_clk_wiz_0_1       15.866        0.000                      0                 1286        0.217        0.000                      0                 1286  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_25_clk_wiz_0                            
(none)                clk_25_clk_wiz_0_1                          
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_20_clk_wiz_0      
(none)                                      clk_20_clk_wiz_0_1    
(none)                                      clk_25_clk_wiz_0      
(none)                                      clk_25_clk_wiz_0_1    
(none)                                      clk_40_clk_wiz_0      
(none)                                      clk_40_clk_wiz_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.242    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.242    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y65      gpu/vga_data_valid_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y67      gpu/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y67      gpu/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X3Y67      gpu/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.932ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.369ns (17.158%)  route 6.610ns (82.842%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.983     4.554    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRB1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.678 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMB/O
                         net (fo=1, routed)           0.938     5.616    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_1
    SLICE_X11Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.740 r  vga_contoller_inst/rgb[4]_i_13/O
                         net (fo=1, routed)           0.000     5.740    vga_contoller_inst/rgb[4]_i_13_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     5.985 r  vga_contoller_inst/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.985    vga_contoller_inst/rgb_reg[4]_i_6_n_0
    SLICE_X11Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     6.089 r  vga_contoller_inst/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.689     6.778    vga_contoller_inst/rgb_reg[4]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     7.094 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     7.094    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    39.026    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 31.932    

Slack (MET) :             32.011ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.220ns (15.478%)  route 6.662ns (84.522%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.784     4.355    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRC1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.479 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMC/O
                         net (fo=1, routed)           0.995     5.474    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_2
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124     5.598 r  vga_contoller_inst/rgb[5]_i_14/O
                         net (fo=1, routed)           0.000     5.598    vga_contoller_inst/rgb[5]_i_14_n_0
    SLICE_X9Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     5.815 r  vga_contoller_inst/rgb_reg[5]_i_6/O
                         net (fo=1, routed)           0.883     6.698    vga_contoller_inst/rgb_reg[5]_i_6_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.299     6.997 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     6.997    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 32.011    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.362ns (17.409%)  route 6.462ns (82.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.851     4.422    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/ADDRA1
    SLICE_X8Y56          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.546 r  vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.816     5.362    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.486 r  vga_contoller_inst/rgb[3]_i_11/O
                         net (fo=1, routed)           0.000     5.486    vga_contoller_inst/rgb[3]_i_11_n_0
    SLICE_X9Y54          MUXF7 (Prop_muxf7_I0_O)      0.238     5.724 r  vga_contoller_inst/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    vga_contoller_inst/rgb_reg[3]_i_5_n_0
    SLICE_X9Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.828 r  vga_contoller_inst/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.795     6.623    vga_contoller_inst/rgb_reg[3]_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     6.939 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.939    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    39.024    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.777ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.353ns (18.965%)  route 5.781ns (81.035%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.972     3.503    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/ADDRA0
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.802 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104     4.906    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.030 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000     5.030    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212     5.242 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705     5.947    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299     6.246 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     6.246    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    39.024    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.777    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.362ns (19.437%)  route 5.645ns (80.563%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         3.945     3.516    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/ADDRB1
    SLICE_X10Y49         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.640 r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           0.820     4.460    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000     4.584    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     4.822 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     4.822    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     4.926 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881     5.806    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316     6.122 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.998ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.378ns (19.938%)  route 5.533ns (80.062%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.961     3.492    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/ADDRC0
    SLICE_X6Y57          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.791 r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/O
                         net (fo=1, routed)           1.081     4.872    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2_n_2
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.996 r  vga_contoller_inst/rgb[2]_i_6/O
                         net (fo=1, routed)           0.000     4.996    vga_contoller_inst/rgb[2]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     5.234 r  vga_contoller_inst/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.491     5.726    vga_contoller_inst/rgb_reg[2]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.298     6.024 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     6.024    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    39.022    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 32.998    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.211ns (23.985%)  route 3.838ns (76.015%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           0.845     4.159    vga_contoller_inst/v_n_4
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_S)       -0.429    38.551    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.087ns (24.173%)  route 3.410ns (75.827%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 f  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 f  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 f  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 r  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          1.070     3.607    vga_contoller_inst/read_index0
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.510    38.514    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
                         clock pessimism              0.576    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X3Y51          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_contoller_inst/read_index_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 35.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=10, routed)          0.122    -0.328    vga_contoller_inst/v/read_y[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.215%)  route 0.145ns (50.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/yc_next_reg[5]/Q
                         net (fo=10, routed)          0.145    -0.304    vga_contoller_inst/v/read_y[5]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.070    -0.485    vga_contoller_inst/v/yc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.450%)  route 0.156ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_contoller_inst/v/yc_next_reg[6]/Q
                         net (fo=8, routed)           0.156    -0.294    vga_contoller_inst/v/read_y[6]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.066    -0.489    vga_contoller_inst/v/yc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[4]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.507    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.066    -0.508    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.495%)  route 0.162ns (53.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/v/clk_25
    SLICE_X4Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_contoller_inst/v/yc_next_reg[2]/Q
                         net (fo=9, routed)           0.162    -0.289    vga_contoller_inst/v/read_y[2]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.052    -0.501    vga_contoller_inst/v/yc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.318%)  route 0.172ns (47.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.048    -0.229 r  vga_contoller_inst/v/xc_next[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_contoller_inst/v/xc_next[7]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131    -0.443    vga_contoller_inst/v/xc_next_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.919%)  route 0.172ns (48.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga_contoller_inst/v/xc_next[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_contoller_inst/v/xc_next[6]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120    -0.454    vga_contoller_inst/v/xc_next_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.594%)  route 0.162ns (53.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[5]/Q
                         net (fo=9, routed)           0.162    -0.288    vga_contoller_inst/v/read_x[5]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.066    -0.511    vga_contoller_inst/v/xc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.176    -0.273    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  vga_contoller_inst/v/xc_next[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_contoller_inst/v/xc_next[8]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121    -0.453    vga_contoller_inst/v/xc_next_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[30]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[31]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[32]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[37]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[38]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 1.304ns (12.327%)  route 9.275ns (87.673%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.642     9.691    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y98         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[27]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 14.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.583    -0.598    gpu/vs1/clk_40
    SLICE_X3Y78          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  gpu/vs1/mul_b_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    gpu/vs1/mul/p_b_reg[21]_0[1]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.325 r  gpu/vs1/mul/p_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/mul/p_b[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.851    -0.838    gpu/vs1/mul/clk_40
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.465    gpu/vs1/mul/p_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.551    -0.630    gpu/vs1/clk_40
    SLICE_X31Y71         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gpu/vs1/x_screen_v1_buff1_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.402    gpu/vs1/x_screen_v1_buff1[2]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.817    -0.872    gpu/vs1/clk_40
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.497    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y90         FDRE                                         r  gpu/vs1/div1/au_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.391    gpu/vs1/div1/au_reg_n_0_[15]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  gpu/vs1/div1/quo[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    gpu/vs1/div1/quo[16]
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/div1/clk_40
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.121    -0.487    gpu/vs1/div1/quo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.035%)  route 0.100ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X44Y95         FDRE                                         r  gpu/vs1/w_clip_v0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/w_clip_v0_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.378    gpu/vs1/w_clip_v0_reg_n_0_[13]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  gpu/vs1/div_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/vs1/div_b[21]
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.858    gpu/vs1/clk_40
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.482    gpu/vs1/div_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/clk_40
    SLICE_X34Y93         FDRE                                         r  gpu/vs1/mul_b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  gpu/vs1/mul_b_reg[21]/Q
                         net (fo=1, routed)           0.049    -0.408    gpu/vs1/mul/p_b_reg[21]_0[21]
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.363 r  gpu/vs1/mul/p_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/mul/p_b[21]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/mul/clk_40
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092    -0.516    gpu/vs1/mul/p_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.559    -0.622    gpu/vs1/clk_40
    SLICE_X46Y87         FDRE                                         r  gpu/vs1/w_clip_v0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  gpu/vs1/w_clip_v0_reg[2]/Q
                         net (fo=1, routed)           0.050    -0.408    gpu/vs1/w_clip_v0_reg_n_0_[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/div_b[10]
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.827    -0.862    gpu/vs1/clk_40
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.092    -0.517    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.363%)  route 0.108ns (36.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/div1/clk_40
    SLICE_X41Y98         FDRE                                         r  gpu/vs1/div1/acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/div1/acc_reg[30]/Q
                         net (fo=4, routed)           0.108    -0.371    gpu/vs1/div1/acc_reg_n_0_[30]
    SLICE_X42Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.326 r  gpu/vs1/div1/acc[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/acc[31]
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.832    -0.858    gpu/vs1/div1/clk_40
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121    -0.482    gpu/vs1/div1/acc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y92         FDRE                                         r  gpu/vs1/div1/au_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.370    gpu/vs1/div1/au_reg_n_0_[22]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.325 r  gpu/vs1/div1/quo[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/div1/quo[23]
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.829    -0.860    gpu/vs1/div1/clk_40
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.483    gpu/vs1/div1/quo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gpu/vs1/dot/mul2/partial_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/dot/mul2/partial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.561    -0.620    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y90         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/dot/mul2/partial_reg[15]/Q
                         net (fo=2, routed)           0.112    -0.367    gpu/vs1/dot/mul2/partial_reg_n_0_[15]
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.859    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.075    -0.529    gpu/vs1/dot/mul2/partial_reg[14]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.590    -0.591    gpu/vs1/mul/clk_40
    SLICE_X1Y87          FDRE                                         r  gpu/vs1/mul/partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  gpu/vs1/mul/partial_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.398    gpu/vs1/mul/partial_reg_n_0_[4]
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.859    -0.830    gpu/vs1/mul/clk_40
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.017    -0.561    gpu/vs1/mul/o_p_reg[4]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X13Y98     gpu/raster1/b2_iy_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y96     gpu/raster1/b2_iy_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y96     gpu/raster1/b2_iy_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.094    48.845    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.109    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.109    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.094    48.845    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.109    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.109    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.094    48.845    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.109    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         48.109    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.375ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.094    48.845    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.109    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         48.109    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.375    

Slack (MET) :             42.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.094    48.912    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.177    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.572    

Slack (MET) :             42.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.094    48.912    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.177    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.572    

Slack (MET) :             42.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.094    48.912    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.177    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.572    

Slack (MET) :             42.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.094    48.912    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.177    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.572    

Slack (MET) :             42.574ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.094    48.846    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.111    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.111    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.574    

Slack (MET) :             42.574ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.094    48.846    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.111    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.111    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.241    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.320    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.242    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.242    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y65      gpu/vga_data_valid_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      gpu/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y67      gpu/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X2Y67      gpu/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X3Y67      gpu/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X8Y44      vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y45      vga_contoller_inst/rgb_buf_0_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.935ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.369ns (17.158%)  route 6.610ns (82.842%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.983     4.554    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRB1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.678 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMB/O
                         net (fo=1, routed)           0.938     5.616    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_1
    SLICE_X11Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.740 r  vga_contoller_inst/rgb[4]_i_13/O
                         net (fo=1, routed)           0.000     5.740    vga_contoller_inst/rgb[4]_i_13_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     5.985 r  vga_contoller_inst/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.985    vga_contoller_inst/rgb_reg[4]_i_6_n_0
    SLICE_X11Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     6.089 r  vga_contoller_inst/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.689     6.778    vga_contoller_inst/rgb_reg[4]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     7.094 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     7.094    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    39.029    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         39.029    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 31.935    

Slack (MET) :             32.015ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.220ns (15.478%)  route 6.662ns (84.522%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.784     4.355    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRC1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.479 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMC/O
                         net (fo=1, routed)           0.995     5.474    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_2
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124     5.598 r  vga_contoller_inst/rgb[5]_i_14/O
                         net (fo=1, routed)           0.000     5.598    vga_contoller_inst/rgb[5]_i_14_n_0
    SLICE_X9Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     5.815 r  vga_contoller_inst/rgb_reg[5]_i_6/O
                         net (fo=1, routed)           0.883     6.698    vga_contoller_inst/rgb_reg[5]_i_6_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.299     6.997 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     6.997    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029    39.012    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 32.015    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.362ns (17.409%)  route 6.462ns (82.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.851     4.422    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/ADDRA1
    SLICE_X8Y56          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.546 r  vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.816     5.362    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.486 r  vga_contoller_inst/rgb[3]_i_11/O
                         net (fo=1, routed)           0.000     5.486    vga_contoller_inst/rgb[3]_i_11_n_0
    SLICE_X9Y54          MUXF7 (Prop_muxf7_I0_O)      0.238     5.724 r  vga_contoller_inst/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    vga_contoller_inst/rgb_reg[3]_i_5_n_0
    SLICE_X9Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.828 r  vga_contoller_inst/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.795     6.623    vga_contoller_inst/rgb_reg[3]_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     6.939 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.939    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    39.027    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.781ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.353ns (18.965%)  route 5.781ns (81.035%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.972     3.503    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/ADDRA0
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.802 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104     4.906    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.030 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000     5.030    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212     5.242 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705     5.947    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299     6.246 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     6.246    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.091    38.996    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    39.027    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.781    

Slack (MET) :             32.890ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.362ns (19.437%)  route 5.645ns (80.563%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         3.945     3.516    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/ADDRB1
    SLICE_X10Y49         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.640 r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           0.820     4.460    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000     4.584    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     4.822 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     4.822    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     4.926 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881     5.806    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316     6.122 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029    39.012    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 32.890    

Slack (MET) :             33.001ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.378ns (19.938%)  route 5.533ns (80.062%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.961     3.492    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/ADDRC0
    SLICE_X6Y57          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.791 r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/O
                         net (fo=1, routed)           1.081     4.872    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2_n_2
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.996 r  vga_contoller_inst/rgb[2]_i_6/O
                         net (fo=1, routed)           0.000     4.996    vga_contoller_inst/rgb[2]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     5.234 r  vga_contoller_inst/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.491     5.726    vga_contoller_inst/rgb_reg[2]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.298     6.024 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     6.024    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.091    38.996    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    39.025    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 33.001    

Slack (MET) :             33.790ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.554    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.790    

Slack (MET) :             33.790ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.554    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.790    

Slack (MET) :             34.395ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.211ns (23.985%)  route 3.838ns (76.015%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           0.845     4.159    vga_contoller_inst/v_n_4
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X5Y52          FDSE (Setup_fdse_C_S)       -0.429    38.554    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 34.395    

Slack (MET) :             35.187ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.087ns (24.173%)  route 3.410ns (75.827%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 f  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 f  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 f  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 r  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          1.070     3.607    vga_contoller_inst/read_index0
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.510    38.514    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
                         clock pessimism              0.576    39.090    
                         clock uncertainty           -0.091    38.999    
    SLICE_X3Y51          FDRE (Setup_fdre_C_CE)      -0.205    38.794    vga_contoller_inst/read_index_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 35.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=10, routed)          0.122    -0.328    vga_contoller_inst/v/read_y[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.215%)  route 0.145ns (50.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/yc_next_reg[5]/Q
                         net (fo=10, routed)          0.145    -0.304    vga_contoller_inst/v/read_y[5]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.070    -0.485    vga_contoller_inst/v/yc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.450%)  route 0.156ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_contoller_inst/v/yc_next_reg[6]/Q
                         net (fo=8, routed)           0.156    -0.294    vga_contoller_inst/v/read_y[6]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.066    -0.489    vga_contoller_inst/v/yc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[4]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.507    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.066    -0.508    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.495%)  route 0.162ns (53.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/v/clk_25
    SLICE_X4Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_contoller_inst/v/yc_next_reg[2]/Q
                         net (fo=9, routed)           0.162    -0.289    vga_contoller_inst/v/read_y[2]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.052    -0.501    vga_contoller_inst/v/yc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.318%)  route 0.172ns (47.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.048    -0.229 r  vga_contoller_inst/v/xc_next[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_contoller_inst/v/xc_next[7]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131    -0.443    vga_contoller_inst/v/xc_next_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.919%)  route 0.172ns (48.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga_contoller_inst/v/xc_next[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_contoller_inst/v/xc_next[6]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120    -0.454    vga_contoller_inst/v/xc_next_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.594%)  route 0.162ns (53.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[5]/Q
                         net (fo=9, routed)           0.162    -0.288    vga_contoller_inst/v/read_x[5]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.066    -0.511    vga_contoller_inst/v/xc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.176    -0.273    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  vga_contoller_inst/v/xc_next[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_contoller_inst/v/xc_next[8]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121    -0.453    vga_contoller_inst/v/xc_next_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      vga_contoller_inst/read_index_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y63      vga_contoller_inst/pingpong_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      vga_contoller_inst/read_index_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.815ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.085    24.024    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.819    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.815    

Slack (MET) :             13.815ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.085    24.024    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.819    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.815    

Slack (MET) :             13.815ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.085    24.024    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.819    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.815    

Slack (MET) :             13.845ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.085    23.920    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.715    gpu/vs1/div2/quo_reg[30]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.845    

Slack (MET) :             13.845ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.085    23.920    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.715    gpu/vs1/div2/quo_reg[31]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.845    

Slack (MET) :             13.845ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.085    23.920    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.715    gpu/vs1/div2/quo_reg[32]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.845    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.085    24.023    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.818    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.818    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.085    24.023    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.818    gpu/vs1/div2/quo_reg[37]
  -------------------------------------------------------------------
                         required time                         23.818    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.085    24.023    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.818    gpu/vs1/div2/quo_reg[38]
  -------------------------------------------------------------------
                         required time                         23.818    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             14.024ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 1.304ns (12.327%)  route 9.275ns (87.673%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.642     9.691    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.085    23.920    
    SLICE_X28Y98         FDRE (Setup_fdre_C_CE)      -0.205    23.715    gpu/vs1/div2/quo_reg[27]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 14.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.583    -0.598    gpu/vs1/clk_40
    SLICE_X3Y78          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  gpu/vs1/mul_b_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    gpu/vs1/mul/p_b_reg[21]_0[1]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.325 r  gpu/vs1/mul/p_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/mul/p_b[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.851    -0.838    gpu/vs1/mul/clk_40
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.465    gpu/vs1/mul/p_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.551    -0.630    gpu/vs1/clk_40
    SLICE_X31Y71         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gpu/vs1/x_screen_v1_buff1_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.402    gpu/vs1/x_screen_v1_buff1[2]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.817    -0.872    gpu/vs1/clk_40
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.497    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y90         FDRE                                         r  gpu/vs1/div1/au_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.391    gpu/vs1/div1/au_reg_n_0_[15]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  gpu/vs1/div1/quo[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    gpu/vs1/div1/quo[16]
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/div1/clk_40
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.121    -0.487    gpu/vs1/div1/quo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.035%)  route 0.100ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X44Y95         FDRE                                         r  gpu/vs1/w_clip_v0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/w_clip_v0_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.378    gpu/vs1/w_clip_v0_reg_n_0_[13]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  gpu/vs1/div_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/vs1/div_b[21]
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.858    gpu/vs1/clk_40
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.482    gpu/vs1/div_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/clk_40
    SLICE_X34Y93         FDRE                                         r  gpu/vs1/mul_b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  gpu/vs1/mul_b_reg[21]/Q
                         net (fo=1, routed)           0.049    -0.408    gpu/vs1/mul/p_b_reg[21]_0[21]
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.363 r  gpu/vs1/mul/p_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/mul/p_b[21]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/mul/clk_40
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092    -0.516    gpu/vs1/mul/p_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.559    -0.622    gpu/vs1/clk_40
    SLICE_X46Y87         FDRE                                         r  gpu/vs1/w_clip_v0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  gpu/vs1/w_clip_v0_reg[2]/Q
                         net (fo=1, routed)           0.050    -0.408    gpu/vs1/w_clip_v0_reg_n_0_[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/div_b[10]
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.827    -0.862    gpu/vs1/clk_40
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.092    -0.517    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.363%)  route 0.108ns (36.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/div1/clk_40
    SLICE_X41Y98         FDRE                                         r  gpu/vs1/div1/acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/div1/acc_reg[30]/Q
                         net (fo=4, routed)           0.108    -0.371    gpu/vs1/div1/acc_reg_n_0_[30]
    SLICE_X42Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.326 r  gpu/vs1/div1/acc[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/acc[31]
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.832    -0.858    gpu/vs1/div1/clk_40
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121    -0.482    gpu/vs1/div1/acc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y92         FDRE                                         r  gpu/vs1/div1/au_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.370    gpu/vs1/div1/au_reg_n_0_[22]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.325 r  gpu/vs1/div1/quo[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/div1/quo[23]
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.829    -0.860    gpu/vs1/div1/clk_40
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.483    gpu/vs1/div1/quo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gpu/vs1/dot/mul2/partial_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/dot/mul2/partial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.561    -0.620    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y90         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/dot/mul2/partial_reg[15]/Q
                         net (fo=2, routed)           0.112    -0.367    gpu/vs1/dot/mul2/partial_reg_n_0_[15]
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.859    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.075    -0.529    gpu/vs1/dot/mul2/partial_reg[14]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.590    -0.591    gpu/vs1/mul/clk_40
    SLICE_X1Y87          FDRE                                         r  gpu/vs1/mul/partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  gpu/vs1/mul/partial_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.398    gpu/vs1/mul/partial_reg_n_0_[4]
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.859    -0.830    gpu/vs1/mul/clk_40
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.017    -0.561    gpu/vs1/mul/o_p_reg[4]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X13Y98     gpu/raster1/b2_iy_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y96     gpu/raster1/b2_iy_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X15Y96     gpu/raster1/b2_iy_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y88     gpu/render_mode_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y88      gpu/raster1/FSM_sequential_state_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y93     gpu/raster1/b2_iy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y94     gpu/raster1/b2_iy_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y96     gpu/raster1/b2_iy_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.890    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.890    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.890    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.890    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.052    gpu/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.052    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.856ns  (logic 0.934ns (11.890%)  route 6.922ns (88.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.856    31.970    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIA
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.552ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.642ns  (logic 0.934ns (12.221%)  route 6.708ns (87.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.643    31.756    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/DIA
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/WCLK
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                 16.552    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.632ns  (logic 0.934ns (12.237%)  route 6.698ns (87.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.633    31.746    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/DIA
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/WCLK
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y45         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.746    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.684ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.577ns  (logic 0.934ns (12.327%)  route 6.643ns (87.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.577    31.691    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIA
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.691    
  -------------------------------------------------------------------
                         slack                                 16.684    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.501ns  (logic 0.934ns (12.451%)  route 6.567ns (87.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.502    31.615    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/DIA
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.615    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.983ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.278ns  (logic 0.934ns (12.833%)  route 6.344ns (87.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.279    31.392    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/DIA
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/WCLK
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y46          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.392    
  -------------------------------------------------------------------
                         slack                                 16.983    

Slack (MET) :             16.989ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.204ns  (logic 0.934ns (12.964%)  route 6.270ns (87.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.205    31.318    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/DIA
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.450    48.455    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/WCLK
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X8Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.308    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.308    
                         arrival time                         -31.319    
  -------------------------------------------------------------------
                         slack                                 16.989    

Slack (MET) :             17.009ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.187ns  (logic 0.934ns (12.995%)  route 6.253ns (87.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.188    31.301    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/DIA
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/WCLK
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.855    
                         clock uncertainty           -0.218    48.637    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.310    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.310    
                         arrival time                         -31.301    
  -------------------------------------------------------------------
                         slack                                 17.009    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.203ns  (logic 0.934ns (12.968%)  route 6.269ns (87.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.348    31.317    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIB
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.367    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.367    
                         arrival time                         -31.317    
  -------------------------------------------------------------------
                         slack                                 17.050    

Slack (MET) :             17.053ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.199ns  (logic 0.934ns (12.973%)  route 6.265ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.345    31.314    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIB
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.367    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.367    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                 17.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.720%)  route 0.907ns (81.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.282     0.528    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIB
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.220%)  route 0.961ns (83.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=5, routed)           0.679     0.232    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          0.282     0.558    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIA
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.091    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.938%)  route 0.956ns (82.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.276     0.577    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIB
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.919%)  route 0.982ns (84.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.224     0.580    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIC
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.755%)  route 0.995ns (84.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.239     0.592    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/DIC
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X2Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.090    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.304%)  route 0.999ns (82.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.318     0.620    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/DIB
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/WCLK
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.092    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.198%)  route 1.038ns (84.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.283     0.636    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIC
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.091    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.229%)  route 1.035ns (84.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.280     0.633    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/DIC
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.080%)  route 1.015ns (82.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.389     0.635    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIB
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.042%)  route 1.051ns (84.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.292     0.648    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIC
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.144    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.144    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.900    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         47.900    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.889    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         47.889    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.890    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.890    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.890    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.890    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.218    -0.055    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.008    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.052    gpu/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.052    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.009    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.856ns  (logic 0.934ns (11.890%)  route 6.922ns (88.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.856    31.970    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIA
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.552ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.642ns  (logic 0.934ns (12.221%)  route 6.708ns (87.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.643    31.756    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/DIA
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/WCLK
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                 16.552    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.632ns  (logic 0.934ns (12.237%)  route 6.698ns (87.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.633    31.746    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/DIA
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/WCLK
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y45         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.746    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.684ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.577ns  (logic 0.934ns (12.327%)  route 6.643ns (87.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.577    31.691    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIA
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.691    
  -------------------------------------------------------------------
                         slack                                 16.684    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.501ns  (logic 0.934ns (12.451%)  route 6.567ns (87.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.502    31.615    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/DIA
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.218    48.636    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.309    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.309    
                         arrival time                         -31.615    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.983ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.278ns  (logic 0.934ns (12.833%)  route 6.344ns (87.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.279    31.392    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/DIA
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/WCLK
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y46          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.375    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                         -31.392    
  -------------------------------------------------------------------
                         slack                                 16.983    

Slack (MET) :             16.989ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.204ns  (logic 0.934ns (12.964%)  route 6.270ns (87.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.205    31.318    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/DIA
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.450    48.455    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/WCLK
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X8Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.308    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.308    
                         arrival time                         -31.319    
  -------------------------------------------------------------------
                         slack                                 16.989    

Slack (MET) :             17.009ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.187ns  (logic 0.934ns (12.995%)  route 6.253ns (87.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.188    31.301    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/DIA
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/WCLK
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.855    
                         clock uncertainty           -0.218    48.637    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.310    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.310    
                         arrival time                         -31.301    
  -------------------------------------------------------------------
                         slack                                 17.009    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.203ns  (logic 0.934ns (12.968%)  route 6.269ns (87.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.348    31.317    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIB
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.367    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.367    
                         arrival time                         -31.317    
  -------------------------------------------------------------------
                         slack                                 17.050    

Slack (MET) :             17.053ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.199ns  (logic 0.934ns (12.973%)  route 6.265ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.345    31.314    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIB
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.218    48.702    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.367    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.367    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                 17.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.720%)  route 0.907ns (81.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.282     0.528    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIB
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.220%)  route 0.961ns (83.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=5, routed)           0.679     0.232    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          0.282     0.558    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIA
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.091    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.938%)  route 0.956ns (82.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.276     0.577    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIB
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.919%)  route 0.982ns (84.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.224     0.580    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIC
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.755%)  route 0.995ns (84.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.239     0.592    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/DIC
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X2Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.090    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.304%)  route 0.999ns (82.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.318     0.620    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/DIB
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/WCLK
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.092    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.198%)  route 1.038ns (84.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.283     0.636    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIC
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.091    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.229%)  route 1.035ns (84.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.280     0.633    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/DIC
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.080%)  route 1.015ns (82.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.389     0.635    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIB
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.042%)  route 1.051ns (84.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.292     0.648    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIC
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.218    -0.056    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        4.051ns  (logic 1.949ns (48.113%)  route 2.102ns (51.887%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.440 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.098   151.538    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_2
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.662 r  vga_contoller_inst/rgb[5]_i_9/O
                         net (fo=1, routed)           0.000   151.662    vga_contoller_inst/rgb[5]_i_9_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.874 r  vga_contoller_inst/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           1.004   152.878    vga_contoller_inst/rgb_reg[5]_i_4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.299   153.177 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000   153.177    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -153.177    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.931ns  (logic 1.944ns (49.454%)  route 1.987ns (50.546%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.435 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.783   151.218    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.342 r  vga_contoller_inst/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000   151.342    vga_contoller_inst/rgb[3]_i_7_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.554 r  vga_contoller_inst/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           1.204   152.758    vga_contoller_inst/rgb_reg[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.299   153.057 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000   153.057    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.218   158.693    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029   158.722    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                        158.722    
                         arrival time                        -153.057    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.932ns  (logic 2.099ns (53.379%)  route 1.833ns (46.621%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 149.112 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.624   149.112    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/WCLK
    SLICE_X6Y52          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.429 r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.952   151.382    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124   151.506 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000   151.506    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238   151.744 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   151.744    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104   151.848 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881   152.728    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316   153.044 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000   153.044    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -153.044    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.784ns  (logic 1.977ns (52.246%)  route 1.807ns (47.754%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 149.123 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.635   149.123    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/WCLK
    SLICE_X6Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.440 r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           1.057   151.497    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5_n_1
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124   151.621 r  vga_contoller_inst/rgb[4]_i_8/O
                         net (fo=1, routed)           0.000   151.621    vga_contoller_inst/rgb[4]_i_8_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.238   151.859 r  vga_contoller_inst/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.750   152.609    vga_contoller_inst/rgb_reg[4]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.298   152.907 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000   152.907    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.218   158.693    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031   158.724    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                        158.724    
                         arrival time                        -152.907    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.753ns  (logic 1.944ns (51.796%)  route 1.809ns (48.204%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 149.109 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.621   149.109    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.418 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104   151.522    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124   151.646 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000   151.646    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212   151.858 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705   152.563    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299   152.862 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000   152.862    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031   158.723    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                        158.723    
                         arrival time                        -152.862    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.689ns  (logic 1.974ns (53.510%)  route 1.715ns (46.490%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 149.058 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.570   149.058    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/WCLK
    SLICE_X8Y48          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.372 r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/O
                         net (fo=1, routed)           0.783   151.155    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124   151.279 r  vga_contoller_inst/rgb[2]_i_10/O
                         net (fo=1, routed)           0.000   151.279    vga_contoller_inst/rgb[2]_i_10_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   151.517 r  vga_contoller_inst/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.932   152.449    vga_contoller_inst/rgb_reg[2]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.298   152.747 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000   152.747    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -152.747    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        2.520ns  (logic 0.773ns (30.671%)  route 1.747ns (69.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 149.107 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.619   149.107    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478   149.585 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           1.747   151.332    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.295   151.627 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000   151.627    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.505   158.509    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.398   158.907    
                         clock uncertainty           -0.218   158.689    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.077   158.766    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                        158.766    
                         arrival time                        -151.627    
  -------------------------------------------------------------------
                         slack                                  7.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.603ns (67.211%)  route 0.294ns (32.789%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/WCLK
    SLICE_X6Y53          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.126    -0.076    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2_n_1
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  vga_contoller_inst/rgb[1]_i_9/O
                         net (fo=1, routed)           0.000    -0.031    vga_contoller_inst/rgb[1]_i_9_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I0_O)      0.062     0.031 r  vga_contoller_inst/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.168     0.199    vga_contoller_inst/rgb_reg[1]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I4_O)        0.108     0.307 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.610ns (65.995%)  route 0.314ns (34.005%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/O
                         net (fo=1, routed)           0.106    -0.096    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2_n_2
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  vga_contoller_inst/rgb[2]_i_8/O
                         net (fo=1, routed)           0.000    -0.051    vga_contoller_inst/rgb[2]_i_8_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.071     0.020 r  vga_contoller_inst/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.208     0.228    vga_contoller_inst/rgb_reg[2]_i_3_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.108     0.336 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.601ns (62.941%)  route 0.354ns (37.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.564    -0.617    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/WCLK
    SLICE_X10Y53         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.231 r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/O
                         net (fo=1, routed)           0.109    -0.122    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5_n_2
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045    -0.077 r  vga_contoller_inst/rgb[5]_i_11/O
                         net (fo=1, routed)           0.000    -0.077    vga_contoller_inst/rgb[5]_i_11_n_0
    SLICE_X9Y52          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.015 r  vga_contoller_inst/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.245     0.230    vga_contoller_inst/rgb_reg[5]_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.108     0.338 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X5Y52          FDSE (Hold_fdse_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.693ns (73.781%)  route 0.246ns (26.219%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.110 r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/O
                         net (fo=1, routed)           0.137     0.027    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.045     0.072 r  vga_contoller_inst/rgb[3]_i_9/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/rgb[3]_i_9_n_0
    SLICE_X3Y55          MUXF7 (Prop_muxf7_I0_O)      0.062     0.134 r  vga_contoller_inst/rgb_reg[3]_i_4/O
                         net (fo=1, routed)           0.109     0.243    vga_contoller_inst/rgb_reg[3]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.351 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     0.038    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.693ns (69.553%)  route 0.303ns (30.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.565    -0.616    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/WCLK
    SLICE_X8Y50          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.138 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.104    -0.034    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.011 r  vga_contoller_inst/rgb[0]_i_12/O
                         net (fo=1, routed)           0.000     0.011    vga_contoller_inst/rgb[0]_i_12_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     0.073 r  vga_contoller_inst/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.199     0.272    vga_contoller_inst/rgb_reg[0]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.108     0.380 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     0.038    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.606ns (60.779%)  route 0.391ns (39.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.592    -0.589    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.201 r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/O
                         net (fo=1, routed)           0.108    -0.093    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5_n_1
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.045    -0.048 r  vga_contoller_inst/rgb[4]_i_11/O
                         net (fo=1, routed)           0.000    -0.048    vga_contoller_inst/rgb[4]_i_11_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I1_O)      0.065     0.017 r  vga_contoller_inst/rgb_reg[4]_i_5/O
                         net (fo=1, routed)           0.283     0.300    vga_contoller_inst/rgb_reg[4]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.408 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     0.408    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     0.039    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.246ns (23.970%)  route 0.780ns (76.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.589    -0.592    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           0.780     0.336    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.098     0.434 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     0.434    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.218    -0.057    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     0.063    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        4.051ns  (logic 1.949ns (48.113%)  route 2.102ns (51.887%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.440 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.098   151.538    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_2
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.662 r  vga_contoller_inst/rgb[5]_i_9/O
                         net (fo=1, routed)           0.000   151.662    vga_contoller_inst/rgb[5]_i_9_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.874 r  vga_contoller_inst/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           1.004   152.878    vga_contoller_inst/rgb_reg[5]_i_4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.299   153.177 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000   153.177    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.215   158.696    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -153.177    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.931ns  (logic 1.944ns (49.454%)  route 1.987ns (50.546%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.435 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.783   151.218    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.342 r  vga_contoller_inst/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000   151.342    vga_contoller_inst/rgb[3]_i_7_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.554 r  vga_contoller_inst/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           1.204   152.758    vga_contoller_inst/rgb_reg[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.299   153.057 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000   153.057    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.215   158.697    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029   158.726    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                        158.726    
                         arrival time                        -153.057    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.932ns  (logic 2.099ns (53.379%)  route 1.833ns (46.621%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 149.112 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.624   149.112    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/WCLK
    SLICE_X6Y52          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.429 r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.952   151.382    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124   151.506 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000   151.506    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238   151.744 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   151.744    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104   151.848 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881   152.728    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316   153.044 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000   153.044    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.215   158.696    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -153.044    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.784ns  (logic 1.977ns (52.246%)  route 1.807ns (47.754%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 149.123 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.635   149.123    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/WCLK
    SLICE_X6Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.440 r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           1.057   151.497    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5_n_1
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124   151.621 r  vga_contoller_inst/rgb[4]_i_8/O
                         net (fo=1, routed)           0.000   151.621    vga_contoller_inst/rgb[4]_i_8_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.238   151.859 r  vga_contoller_inst/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.750   152.609    vga_contoller_inst/rgb_reg[4]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.298   152.907 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000   152.907    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.215   158.697    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031   158.728    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                        158.728    
                         arrival time                        -152.907    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.753ns  (logic 1.944ns (51.796%)  route 1.809ns (48.204%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 149.109 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.621   149.109    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.418 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104   151.522    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124   151.646 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000   151.646    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212   151.858 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705   152.563    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299   152.862 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000   152.862    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.215   158.696    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031   158.727    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                        158.727    
                         arrival time                        -152.862    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.689ns  (logic 1.974ns (53.510%)  route 1.715ns (46.490%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 149.058 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.570   149.058    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/WCLK
    SLICE_X8Y48          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.372 r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/O
                         net (fo=1, routed)           0.783   151.155    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124   151.279 r  vga_contoller_inst/rgb[2]_i_10/O
                         net (fo=1, routed)           0.000   151.279    vga_contoller_inst/rgb[2]_i_10_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   151.517 r  vga_contoller_inst/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.932   152.449    vga_contoller_inst/rgb_reg[2]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.298   152.747 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000   152.747    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.215   158.696    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -152.747    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        2.520ns  (logic 0.773ns (30.671%)  route 1.747ns (69.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 149.107 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.619   149.107    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478   149.585 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           1.747   151.332    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.295   151.627 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000   151.627    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.505   158.509    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.398   158.907    
                         clock uncertainty           -0.215   158.693    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.077   158.770    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                        158.770    
                         arrival time                        -151.627    
  -------------------------------------------------------------------
                         slack                                  7.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.603ns (67.211%)  route 0.294ns (32.789%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/WCLK
    SLICE_X6Y53          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.126    -0.076    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2_n_1
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  vga_contoller_inst/rgb[1]_i_9/O
                         net (fo=1, routed)           0.000    -0.031    vga_contoller_inst/rgb[1]_i_9_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I0_O)      0.062     0.031 r  vga_contoller_inst/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.168     0.199    vga_contoller_inst/rgb_reg[1]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I4_O)        0.108     0.307 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.215    -0.057    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.610ns (65.995%)  route 0.314ns (34.005%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/O
                         net (fo=1, routed)           0.106    -0.096    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2_n_2
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  vga_contoller_inst/rgb[2]_i_8/O
                         net (fo=1, routed)           0.000    -0.051    vga_contoller_inst/rgb[2]_i_8_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.071     0.020 r  vga_contoller_inst/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.208     0.228    vga_contoller_inst/rgb_reg[2]_i_3_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.108     0.336 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.215    -0.057    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.601ns (62.941%)  route 0.354ns (37.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.564    -0.617    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/WCLK
    SLICE_X10Y53         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.231 r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/O
                         net (fo=1, routed)           0.109    -0.122    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5_n_2
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045    -0.077 r  vga_contoller_inst/rgb[5]_i_11/O
                         net (fo=1, routed)           0.000    -0.077    vga_contoller_inst/rgb[5]_i_11_n_0
    SLICE_X9Y52          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.015 r  vga_contoller_inst/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.245     0.230    vga_contoller_inst/rgb_reg[5]_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.108     0.338 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.215    -0.057    
    SLICE_X5Y52          FDSE (Hold_fdse_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.693ns (73.781%)  route 0.246ns (26.219%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.110 r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/O
                         net (fo=1, routed)           0.137     0.027    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.045     0.072 r  vga_contoller_inst/rgb[3]_i_9/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/rgb[3]_i_9_n_0
    SLICE_X3Y55          MUXF7 (Prop_muxf7_I0_O)      0.062     0.134 r  vga_contoller_inst/rgb_reg[3]_i_4/O
                         net (fo=1, routed)           0.109     0.243    vga_contoller_inst/rgb_reg[3]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.351 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.215    -0.056    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     0.035    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.693ns (69.553%)  route 0.303ns (30.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.565    -0.616    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/WCLK
    SLICE_X8Y50          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.138 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.104    -0.034    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.011 r  vga_contoller_inst/rgb[0]_i_12/O
                         net (fo=1, routed)           0.000     0.011    vga_contoller_inst/rgb[0]_i_12_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     0.073 r  vga_contoller_inst/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.199     0.272    vga_contoller_inst/rgb_reg[0]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.108     0.380 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.215    -0.057    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     0.035    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.606ns (60.779%)  route 0.391ns (39.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.592    -0.589    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.201 r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/O
                         net (fo=1, routed)           0.108    -0.093    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5_n_1
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.045    -0.048 r  vga_contoller_inst/rgb[4]_i_11/O
                         net (fo=1, routed)           0.000    -0.048    vga_contoller_inst/rgb[4]_i_11_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I1_O)      0.065     0.017 r  vga_contoller_inst/rgb_reg[4]_i_5/O
                         net (fo=1, routed)           0.283     0.300    vga_contoller_inst/rgb_reg[4]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.408 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     0.408    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.215    -0.056    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     0.036    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.246ns (23.970%)  route 0.780ns (76.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.589    -0.592    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           0.780     0.336    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.098     0.434 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     0.434    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     0.060    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.932ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.369ns (17.158%)  route 6.610ns (82.842%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.983     4.554    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRB1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.678 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMB/O
                         net (fo=1, routed)           0.938     5.616    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_1
    SLICE_X11Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.740 r  vga_contoller_inst/rgb[4]_i_13/O
                         net (fo=1, routed)           0.000     5.740    vga_contoller_inst/rgb[4]_i_13_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     5.985 r  vga_contoller_inst/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.985    vga_contoller_inst/rgb_reg[4]_i_6_n_0
    SLICE_X11Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     6.089 r  vga_contoller_inst/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.689     6.778    vga_contoller_inst/rgb_reg[4]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     7.094 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     7.094    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    39.026    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 31.932    

Slack (MET) :             32.011ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.220ns (15.478%)  route 6.662ns (84.522%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.784     4.355    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRC1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.479 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMC/O
                         net (fo=1, routed)           0.995     5.474    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_2
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124     5.598 r  vga_contoller_inst/rgb[5]_i_14/O
                         net (fo=1, routed)           0.000     5.598    vga_contoller_inst/rgb[5]_i_14_n_0
    SLICE_X9Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     5.815 r  vga_contoller_inst/rgb_reg[5]_i_6/O
                         net (fo=1, routed)           0.883     6.698    vga_contoller_inst/rgb_reg[5]_i_6_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.299     6.997 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     6.997    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 32.011    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.362ns (17.409%)  route 6.462ns (82.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.851     4.422    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/ADDRA1
    SLICE_X8Y56          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.546 r  vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.816     5.362    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.486 r  vga_contoller_inst/rgb[3]_i_11/O
                         net (fo=1, routed)           0.000     5.486    vga_contoller_inst/rgb[3]_i_11_n_0
    SLICE_X9Y54          MUXF7 (Prop_muxf7_I0_O)      0.238     5.724 r  vga_contoller_inst/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    vga_contoller_inst/rgb_reg[3]_i_5_n_0
    SLICE_X9Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.828 r  vga_contoller_inst/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.795     6.623    vga_contoller_inst/rgb_reg[3]_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     6.939 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.939    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    39.024    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.777ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.353ns (18.965%)  route 5.781ns (81.035%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.972     3.503    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/ADDRA0
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.802 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104     4.906    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.030 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000     5.030    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212     5.242 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705     5.947    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299     6.246 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     6.246    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    39.024    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.777    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.362ns (19.437%)  route 5.645ns (80.563%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         3.945     3.516    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/ADDRB1
    SLICE_X10Y49         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.640 r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           0.820     4.460    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000     4.584    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     4.822 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     4.822    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     4.926 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881     5.806    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316     6.122 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.998ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.378ns (19.938%)  route 5.533ns (80.062%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.961     3.492    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/ADDRC0
    SLICE_X6Y57          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.791 r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/O
                         net (fo=1, routed)           1.081     4.872    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2_n_2
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.996 r  vga_contoller_inst/rgb[2]_i_6/O
                         net (fo=1, routed)           0.000     4.996    vga_contoller_inst/rgb[2]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     5.234 r  vga_contoller_inst/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.491     5.726    vga_contoller_inst/rgb_reg[2]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.298     6.024 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     6.024    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    39.022    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 32.998    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.211ns (23.985%)  route 3.838ns (76.015%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           0.845     4.159    vga_contoller_inst/v_n_4
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_S)       -0.429    38.551    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.087ns (24.173%)  route 3.410ns (75.827%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 f  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 f  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 f  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 r  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          1.070     3.607    vga_contoller_inst/read_index0
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.510    38.514    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
                         clock pessimism              0.576    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X3Y51          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_contoller_inst/read_index_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 35.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=10, routed)          0.122    -0.328    vga_contoller_inst/v/read_y[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.364    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.215%)  route 0.145ns (50.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/yc_next_reg[5]/Q
                         net (fo=10, routed)          0.145    -0.304    vga_contoller_inst/v/read_y[5]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.070    -0.391    vga_contoller_inst/v/yc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.450%)  route 0.156ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_contoller_inst/v/yc_next_reg[6]/Q
                         net (fo=8, routed)           0.156    -0.294    vga_contoller_inst/v/read_y[6]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.066    -0.395    vga_contoller_inst/v/yc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[4]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.413    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.066    -0.414    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.495%)  route 0.162ns (53.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/v/clk_25
    SLICE_X4Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_contoller_inst/v/yc_next_reg[2]/Q
                         net (fo=9, routed)           0.162    -0.289    vga_contoller_inst/v/read_y[2]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.052    -0.407    vga_contoller_inst/v/yc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.318%)  route 0.172ns (47.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.048    -0.229 r  vga_contoller_inst/v/xc_next[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_contoller_inst/v/xc_next[7]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131    -0.349    vga_contoller_inst/v/xc_next_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.919%)  route 0.172ns (48.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga_contoller_inst/v/xc_next[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_contoller_inst/v/xc_next[6]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120    -0.360    vga_contoller_inst/v/xc_next_reg[6]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.594%)  route 0.162ns (53.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[5]/Q
                         net (fo=9, routed)           0.162    -0.288    vga_contoller_inst/v/read_x[5]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.066    -0.417    vga_contoller_inst/v/xc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.176    -0.273    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  vga_contoller_inst/v/xc_next[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_contoller_inst/v/xc_next[8]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121    -0.359    vga_contoller_inst/v/xc_next_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[5]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[10]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[5]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[0]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[1]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[6]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[0]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[1]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[6]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.228ns (26.787%)  route 0.623ns (73.213%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.042     0.258 r  gpu/vs1/e0_init_t2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    gpu/vs1/e0_init_t2[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.044    gpu/vs1/e0_init_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.229ns (26.810%)  route 0.625ns (73.190%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.043     0.261 r  gpu/vs1/e0_init_t2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[3]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.044    gpu/vs1/e0_init_t2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.044%)  route 0.623ns (72.956%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  gpu/vs1/e0_init_t2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     0.028    gpu/vs1/e0_init_t2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.981%)  route 0.625ns (73.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  gpu/vs1/e0_init_t2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    gpu/vs1/e0_init_t2[2]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     0.029    gpu/vs1/e0_init_t2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.228ns (24.769%)  route 0.693ns (75.231%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.327 r  gpu/vs1/e0_init_t2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[8]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.235ns (25.416%)  route 0.690ns (74.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.049     0.331 r  gpu/vs1/e0_init_t2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    gpu/vs1/e0_init_t2[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.092%)  route 0.690ns (74.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.327 r  gpu/vs1/e0_init_t2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[6]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     0.031    gpu/vs1/e0_init_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.013%)  route 0.693ns (74.987%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  gpu/vs1/e0_init_t2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.330    gpu/vs1/e0_init_t2[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     0.030    gpu/vs1/e0_init_t2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 gpu/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/e2_t1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.232ns (23.167%)  route 0.769ns (76.833%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.594    gpu/clk_20
    SLICE_X3Y67          FDRE                                         r  gpu/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  gpu/x_reg[9]/Q
                         net (fo=6, routed)           0.298    -0.155    gpu/raster1/FSM_sequential_state_pixel_reg_0[9]
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         0.471     0.361    gpu/raster1/state_pixel
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.046     0.407 r  gpu/raster1/e2_t1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    gpu/raster1/p_0_in__0[5]
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.845    -0.844    gpu/raster1/clk_40
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.218    -0.071    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.131     0.060    gpu/raster1/e2_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.228ns (22.924%)  route 0.767ns (77.076%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.577     0.359    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.401 r  gpu/vs1/e0_init_t2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.401    gpu/vs1/e0_init_t2[14]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[5]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[10]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[5]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[0]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[1]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[6]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[0]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[1]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[6]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.228ns (26.787%)  route 0.623ns (73.213%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.042     0.258 r  gpu/vs1/e0_init_t2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    gpu/vs1/e0_init_t2[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.041    gpu/vs1/e0_init_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.229ns (26.810%)  route 0.625ns (73.190%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.043     0.261 r  gpu/vs1/e0_init_t2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[3]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.041    gpu/vs1/e0_init_t2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.044%)  route 0.623ns (72.956%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  gpu/vs1/e0_init_t2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     0.025    gpu/vs1/e0_init_t2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.981%)  route 0.625ns (73.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  gpu/vs1/e0_init_t2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    gpu/vs1/e0_init_t2[2]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     0.026    gpu/vs1/e0_init_t2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.228ns (24.769%)  route 0.693ns (75.231%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.327 r  gpu/vs1/e0_init_t2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[8]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.235ns (25.416%)  route 0.690ns (74.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.049     0.331 r  gpu/vs1/e0_init_t2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    gpu/vs1/e0_init_t2[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.092%)  route 0.690ns (74.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.327 r  gpu/vs1/e0_init_t2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[6]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     0.028    gpu/vs1/e0_init_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.013%)  route 0.693ns (74.987%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  gpu/vs1/e0_init_t2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.330    gpu/vs1/e0_init_t2[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     0.027    gpu/vs1/e0_init_t2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 gpu/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/e2_t1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.232ns (23.167%)  route 0.769ns (76.833%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.594    gpu/clk_20
    SLICE_X3Y67          FDRE                                         r  gpu/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  gpu/x_reg[9]/Q
                         net (fo=6, routed)           0.298    -0.155    gpu/raster1/FSM_sequential_state_pixel_reg_0[9]
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         0.471     0.361    gpu/raster1/state_pixel
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.046     0.407 r  gpu/raster1/e2_t1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    gpu/raster1/p_0_in__0[5]
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.845    -0.844    gpu/raster1/clk_40
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.214    -0.074    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.131     0.057    gpu/raster1/e2_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.228ns (22.924%)  route 0.767ns (77.076%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.577     0.359    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.401 r  gpu/vs1/e0_init_t2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.401    gpu/vs1/e0_init_t2[14]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[30]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[31]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[32]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[37]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[38]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 1.304ns (12.327%)  route 9.275ns (87.673%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.642     9.691    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y98         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[27]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 14.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.583    -0.598    gpu/vs1/clk_40
    SLICE_X3Y78          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  gpu/vs1/mul_b_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    gpu/vs1/mul/p_b_reg[21]_0[1]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.325 r  gpu/vs1/mul/p_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/mul/p_b[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.851    -0.838    gpu/vs1/mul/clk_40
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.378    gpu/vs1/mul/p_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.551    -0.630    gpu/vs1/clk_40
    SLICE_X31Y71         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gpu/vs1/x_screen_v1_buff1_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.402    gpu/vs1/x_screen_v1_buff1[2]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.817    -0.872    gpu/vs1/clk_40
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.087    -0.530    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.410    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y90         FDRE                                         r  gpu/vs1/div1/au_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.391    gpu/vs1/div1/au_reg_n_0_[15]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  gpu/vs1/div1/quo[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    gpu/vs1/div1/quo[16]
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/div1/clk_40
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.121    -0.400    gpu/vs1/div1/quo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.035%)  route 0.100ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X44Y95         FDRE                                         r  gpu/vs1/w_clip_v0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/w_clip_v0_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.378    gpu/vs1/w_clip_v0_reg_n_0_[13]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  gpu/vs1/div_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/vs1/div_b[21]
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.858    gpu/vs1/clk_40
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.087    -0.516    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.395    gpu/vs1/div_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/clk_40
    SLICE_X34Y93         FDRE                                         r  gpu/vs1/mul_b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  gpu/vs1/mul_b_reg[21]/Q
                         net (fo=1, routed)           0.049    -0.408    gpu/vs1/mul/p_b_reg[21]_0[21]
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.363 r  gpu/vs1/mul/p_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/mul/p_b[21]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/mul/clk_40
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092    -0.429    gpu/vs1/mul/p_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.559    -0.622    gpu/vs1/clk_40
    SLICE_X46Y87         FDRE                                         r  gpu/vs1/w_clip_v0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  gpu/vs1/w_clip_v0_reg[2]/Q
                         net (fo=1, routed)           0.050    -0.408    gpu/vs1/w_clip_v0_reg_n_0_[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/div_b[10]
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.827    -0.862    gpu/vs1/clk_40
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.087    -0.522    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.092    -0.430    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.363%)  route 0.108ns (36.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/div1/clk_40
    SLICE_X41Y98         FDRE                                         r  gpu/vs1/div1/acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/div1/acc_reg[30]/Q
                         net (fo=4, routed)           0.108    -0.371    gpu/vs1/div1/acc_reg_n_0_[30]
    SLICE_X42Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.326 r  gpu/vs1/div1/acc[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/acc[31]
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.832    -0.858    gpu/vs1/div1/clk_40
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.087    -0.516    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121    -0.395    gpu/vs1/div1/acc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y92         FDRE                                         r  gpu/vs1/div1/au_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.370    gpu/vs1/div1/au_reg_n_0_[22]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.325 r  gpu/vs1/div1/quo[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/div1/quo[23]
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.829    -0.860    gpu/vs1/div1/clk_40
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.087    -0.517    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.396    gpu/vs1/div1/quo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpu/vs1/dot/mul2/partial_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/dot/mul2/partial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.561    -0.620    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y90         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/dot/mul2/partial_reg[15]/Q
                         net (fo=2, routed)           0.112    -0.367    gpu/vs1/dot/mul2/partial_reg_n_0_[15]
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.859    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.087    -0.517    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.075    -0.442    gpu/vs1/dot/mul2/partial_reg[14]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.590    -0.591    gpu/vs1/mul/clk_40
    SLICE_X1Y87          FDRE                                         r  gpu/vs1/mul/partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  gpu/vs1/mul/partial_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.398    gpu/vs1/mul/partial_reg_n_0_[4]
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.859    -0.830    gpu/vs1/mul/clk_40
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.087    -0.491    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.017    -0.474    gpu/vs1/mul/o_p_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.495ns (22.548%)  route 5.135ns (77.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807     4.563    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322     4.885 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850     5.734    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.484    48.939    
                         clock uncertainty           -0.098    48.841    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    48.105    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         48.105    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.568ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.525ns (23.460%)  route 4.975ns (76.540%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988     4.744    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352     5.096 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509     5.605    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.562    49.006    
                         clock uncertainty           -0.098    48.908    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.173    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 42.568    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    

Slack (MET) :             42.570ns  (required time - arrival time)
  Source:                 vga_contoller_inst/write_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.525ns (23.706%)  route 4.908ns (76.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.616    -0.896    vga_contoller_inst/clk_20
    SLICE_X6Y65          FDRE                                         r  vga_contoller_inst/write_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  vga_contoller_inst/write_x_reg[2]/Q
                         net (fo=7, routed)           0.870     0.452    vga_contoller_inst/write_x[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.295     0.747 r  vga_contoller_inst/write_index[0]_i_8/O
                         net (fo=1, routed)           0.732     1.479    vga_contoller_inst/write_index[0]_i_8_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_contoller_inst/write_index[0]_i_4/O
                         net (fo=1, routed)           0.765     2.368    vga_contoller_inst/write_index[0]_i_4_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  vga_contoller_inst/write_index[0]_i_2/O
                         net (fo=12, routed)          1.112     3.604    vga_contoller_inst/write_index0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     3.756 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.915     4.671    vga_contoller_inst/p_0_in
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.352     5.023 r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.514     5.537    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WE
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/WCLK
    SLICE_X10Y48         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.484    48.940    
                         clock uncertainty           -0.098    48.842    
    SLICE_X10Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    48.107    vga_contoller_inst/rgb_buf_1_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 42.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[0]/Q
                         net (fo=301, routed)         0.344    -0.105    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/ADDRD0
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/WCLK
    SLICE_X2Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y55          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.143    vga_contoller_inst/rgb_buf_0_reg_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[2]/Q
                         net (fo=301, routed)         0.274    -0.175    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/ADDRD2
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/WCLK
    SLICE_X6Y54          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X6Y54          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.222    vga_contoller_inst/rgb_buf_1_reg_448_511_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.144    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/clk_20
    SLICE_X4Y55          FDRE                                         r  vga_contoller_inst/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/write_index_reg[1]/Q
                         net (fo=301, routed)         0.357    -0.093    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/ADDRD1
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.144    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.215    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.215    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.215    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.215    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.215    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.215    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.215    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.215    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.215    48.629    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.894    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.894    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.215    48.629    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.894    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.894    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.055    gpu/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.055    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.856ns  (logic 0.934ns (11.890%)  route 6.922ns (88.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.856    31.970    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIA
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.642ns  (logic 0.934ns (12.221%)  route 6.708ns (87.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.643    31.756    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/DIA
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/WCLK
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.632ns  (logic 0.934ns (12.237%)  route 6.698ns (87.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.633    31.746    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/DIA
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/WCLK
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y45         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.746    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.577ns  (logic 0.934ns (12.327%)  route 6.643ns (87.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.577    31.691    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIA
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.691    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.501ns  (logic 0.934ns (12.451%)  route 6.567ns (87.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.502    31.615    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/DIA
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.615    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.987ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.278ns  (logic 0.934ns (12.833%)  route 6.344ns (87.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.279    31.392    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/DIA
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/WCLK
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y46          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.392    
  -------------------------------------------------------------------
                         slack                                 16.987    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.204ns  (logic 0.934ns (12.964%)  route 6.270ns (87.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.205    31.318    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/DIA
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.450    48.455    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/WCLK
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X8Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.312    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.312    
                         arrival time                         -31.319    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.187ns  (logic 0.934ns (12.995%)  route 6.253ns (87.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.188    31.301    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/DIA
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/WCLK
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.855    
                         clock uncertainty           -0.214    48.641    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.314    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.314    
                         arrival time                         -31.301    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.054ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.203ns  (logic 0.934ns (12.968%)  route 6.269ns (87.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.348    31.317    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIB
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.371    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.371    
                         arrival time                         -31.317    
  -------------------------------------------------------------------
                         slack                                 17.054    

Slack (MET) :             17.057ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.199ns  (logic 0.934ns (12.973%)  route 6.265ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.345    31.314    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIB
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.371    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.371    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                 17.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.720%)  route 0.907ns (81.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.282     0.528    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIB
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.087    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.220%)  route 0.961ns (83.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=5, routed)           0.679     0.232    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          0.282     0.558    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIA
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.938%)  route 0.956ns (82.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.276     0.577    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIB
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.919%)  route 0.982ns (84.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.224     0.580    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIC
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.755%)  route 0.995ns (84.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.239     0.592    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/DIC
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X2Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.087    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.304%)  route 0.999ns (82.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.318     0.620    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/DIB
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/WCLK
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.089    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.198%)  route 1.038ns (84.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.283     0.636    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIC
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.229%)  route 1.035ns (84.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.280     0.633    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/DIC
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.080%)  route 1.015ns (82.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.389     0.635    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIB
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.087    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.042%)  route 1.051ns (84.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.292     0.648    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIC
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.809%)  route 2.446ns (73.191%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.807    41.279    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I3_O)        0.322    41.601 r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2_i_1/O
                         net (fo=8, routed)           0.850    42.451    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WE
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    47.904    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         47.904    
                         arrival time                         -42.451    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.212ns  (logic 0.926ns (28.827%)  route 2.286ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.509    42.321    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WE
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.440    48.444    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/WCLK
    SLICE_X8Y55          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X8Y55          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.893    vga_contoller_inst/rgb_buf_1_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         47.893    
                         arrival time                         -42.321    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.894    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         47.894    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        3.208ns  (logic 0.926ns (28.863%)  route 2.282ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 39.109 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.621    39.109    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    39.565 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.790    40.355    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.118    40.473 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_i_7/O
                         net (fo=15, routed)          0.988    41.460    vga_contoller_inst/p_0_in
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.352    41.812 r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2_i_1/O
                         net (fo=8, routed)           0.505    42.317    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WE
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.441    48.445    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/WCLK
    SLICE_X8Y51          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X8Y51          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    47.894    vga_contoller_inst/rgb_buf_1_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         47.894    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                  5.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.214    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.214    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.214    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.231ns (27.996%)  route 0.594ns (72.004%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.182     0.075    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2_i_1/O
                         net (fo=8, routed)           0.113     0.233    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WE
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/WCLK
    SLICE_X6Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD/CLK
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.214    -0.058    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.011    vga_contoller_inst/rgb_buf_0_reg_768_831_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.055    gpu/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gpu/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.383%)  route 0.614ns (74.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  vga_contoller_inst/vga_ready_out_25_reg/Q
                         net (fo=7, routed)           0.415    -0.012    vga_contoller_inst/vga_ready_out_25
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.045     0.033 r  vga_contoller_inst/x[9]_i_1/O
                         net (fo=10, routed)          0.199     0.232    gpu/x_reg[0]_0[0]
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.855    -0.834    gpu/clk_20
    SLICE_X2Y67          FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X2Y67          FDRE (Hold_fdre_C_R)         0.009    -0.055    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.843%)  route 0.663ns (74.157%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/clk_25
    SLICE_X3Y63          FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=9, routed)           0.300    -0.152    vga_contoller_inst/pingpong
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2_i_2/O
                         net (fo=15, routed)          0.130     0.023    vga_contoller_inst/p_0_in__0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.045     0.068 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_i_1/O
                         net (fo=8, routed)           0.234     0.302    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WE
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047    -0.012    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.856ns  (logic 0.934ns (11.890%)  route 6.922ns (88.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.856    31.970    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIA
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.642ns  (logic 0.934ns (12.221%)  route 6.708ns (87.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.643    31.756    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/DIA
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/WCLK
    SLICE_X10Y46         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.756    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.632ns  (logic 0.934ns (12.237%)  route 6.698ns (87.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.633    31.746    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/DIA
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/WCLK
    SLICE_X10Y45         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y45         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.746    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.577ns  (logic 0.934ns (12.327%)  route 6.643ns (87.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.577    31.691    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIA
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.691    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.501ns  (logic 0.934ns (12.451%)  route 6.567ns (87.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 48.456 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.502    31.615    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/DIA
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.451    48.456    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/WCLK
    SLICE_X10Y44         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA/CLK
                         clock pessimism              0.398    48.854    
                         clock uncertainty           -0.214    48.640    
    SLICE_X10Y44         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.313    vga_contoller_inst/rgb_buf_1_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.313    
                         arrival time                         -31.615    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.987ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.278ns  (logic 0.934ns (12.833%)  route 6.344ns (87.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.279    31.392    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/DIA
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/WCLK
    SLICE_X6Y46          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y46          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.379    vga_contoller_inst/rgb_buf_0_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -31.392    
  -------------------------------------------------------------------
                         slack                                 16.987    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.204ns  (logic 0.934ns (12.964%)  route 6.270ns (87.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.205    31.318    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/DIA
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.450    48.455    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/WCLK
    SLICE_X8Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X8Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.312    vga_contoller_inst/rgb_buf_0_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.312    
                         arrival time                         -31.319    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.187ns  (logic 0.934ns (12.995%)  route 6.253ns (87.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 48.457 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.823    27.787    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.326    28.113 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          3.188    31.301    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/DIA
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.452    48.457    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/WCLK
    SLICE_X10Y49         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.398    48.855    
                         clock uncertainty           -0.214    48.641    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    48.314    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         48.314    
                         arrival time                         -31.301    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.054ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.203ns  (logic 0.934ns (12.968%)  route 6.269ns (87.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.348    31.317    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/DIB
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/WCLK
    SLICE_X6Y44          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.371    vga_contoller_inst/rgb_buf_0_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.371    
                         arrival time                         -31.317    
  -------------------------------------------------------------------
                         slack                                 17.054    

Slack (MET) :             17.057ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        7.199ns  (logic 0.934ns (12.973%)  route 6.265ns (87.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 24.114 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.626    24.114    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456    24.570 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           2.242    26.813    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    26.965 f  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5/O
                         net (fo=3, routed)           0.678    27.642    gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_5_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326    27.968 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          3.345    31.314    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/DIB
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.517    48.522    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.398    48.920    
                         clock uncertainty           -0.214    48.706    
    SLICE_X6Y45          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    48.371    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         48.371    
                         arrival time                         -31.314    
  -------------------------------------------------------------------
                         slack                                 17.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.720%)  route 0.907ns (81.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.282     0.528    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIB
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.087    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.220%)  route 0.961ns (83.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=5, routed)           0.679     0.232    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_1/O
                         net (fo=30, routed)          0.282     0.558    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIA
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.088    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.938%)  route 0.956ns (82.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.276     0.577    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIB
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.090    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.919%)  route 0.982ns (84.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.224     0.580    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/DIC
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.755%)  route 0.995ns (84.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.239     0.592    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/DIC
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X2Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.087    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.304%)  route 0.999ns (82.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.680     0.256    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_2/O
                         net (fo=30, routed)          0.318     0.620    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/DIB
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.862    -0.827    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/WCLK
    SLICE_X2Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB/CLK
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X2Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.089    vga_contoller_inst/rgb_buf_0_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.198%)  route 1.038ns (84.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.283     0.636    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/DIC
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.863    -0.826    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X2Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.088    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.186ns (15.229%)  route 1.035ns (84.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.755     0.308    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  gpu/raster1/rgb_buf_1_reg_0_63_3_5_i_3/O
                         net (fo=30, routed)          0.280     0.633    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/DIC
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/WCLK
    SLICE_X6Y58          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y58          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.080%)  route 1.015ns (82.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X2Y94          FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  gpu/raster1/rgb_reg[0]/Q
                         net (fo=5, routed)           0.625     0.201    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.246 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_2/O
                         net (fo=30, routed)          0.389     0.635    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIB
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.087    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.042%)  route 1.051ns (84.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.593    -0.588    gpu/raster1/clk_40
    SLICE_X3Y93          FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  gpu/raster1/rgb_reg[4]/Q
                         net (fo=4, routed)           0.759     0.312    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  gpu/raster1/rgb_buf_1_reg_0_63_0_2_i_3/O
                         net (fo=30, routed)          0.292     0.648    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/DIC
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/WCLK
    SLICE_X6Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/CLK
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.214    -0.059    
    SLICE_X6Y57          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.085    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        4.051ns  (logic 1.949ns (48.113%)  route 2.102ns (51.887%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.440 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.098   151.538    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_2
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.662 r  vga_contoller_inst/rgb[5]_i_9/O
                         net (fo=1, routed)           0.000   151.662    vga_contoller_inst/rgb[5]_i_9_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.874 r  vga_contoller_inst/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           1.004   152.878    vga_contoller_inst/rgb_reg[5]_i_4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.299   153.177 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000   153.177    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -153.177    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.931ns  (logic 1.944ns (49.454%)  route 1.987ns (50.546%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.435 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.783   151.218    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.342 r  vga_contoller_inst/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000   151.342    vga_contoller_inst/rgb[3]_i_7_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.554 r  vga_contoller_inst/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           1.204   152.758    vga_contoller_inst/rgb_reg[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.299   153.057 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000   153.057    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.218   158.693    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029   158.722    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                        158.722    
                         arrival time                        -153.057    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.932ns  (logic 2.099ns (53.379%)  route 1.833ns (46.621%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 149.112 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.624   149.112    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/WCLK
    SLICE_X6Y52          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.429 r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.952   151.382    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124   151.506 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000   151.506    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238   151.744 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   151.744    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104   151.848 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881   152.728    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316   153.044 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000   153.044    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -153.044    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.784ns  (logic 1.977ns (52.246%)  route 1.807ns (47.754%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 149.123 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.635   149.123    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/WCLK
    SLICE_X6Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.440 r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           1.057   151.497    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5_n_1
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124   151.621 r  vga_contoller_inst/rgb[4]_i_8/O
                         net (fo=1, routed)           0.000   151.621    vga_contoller_inst/rgb[4]_i_8_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.238   151.859 r  vga_contoller_inst/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.750   152.609    vga_contoller_inst/rgb_reg[4]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.298   152.907 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000   152.907    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.218   158.693    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031   158.724    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                        158.724    
                         arrival time                        -152.907    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.753ns  (logic 1.944ns (51.796%)  route 1.809ns (48.204%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 149.109 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.621   149.109    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.418 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104   151.522    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124   151.646 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000   151.646    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212   151.858 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705   152.563    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299   152.862 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000   152.862    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031   158.723    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                        158.723    
                         arrival time                        -152.862    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        3.689ns  (logic 1.974ns (53.510%)  route 1.715ns (46.490%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 149.058 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.570   149.058    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/WCLK
    SLICE_X8Y48          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.372 r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/O
                         net (fo=1, routed)           0.783   151.155    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124   151.279 r  vga_contoller_inst/rgb[2]_i_10/O
                         net (fo=1, routed)           0.000   151.279    vga_contoller_inst/rgb[2]_i_10_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   151.517 r  vga_contoller_inst/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.932   152.449    vga_contoller_inst/rgb_reg[2]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.298   152.747 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000   152.747    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.218   158.692    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029   158.721    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                        158.721    
                         arrival time                        -152.747    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        2.520ns  (logic 0.773ns (30.671%)  route 1.747ns (69.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 149.107 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.619   149.107    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478   149.585 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           1.747   151.332    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.295   151.627 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000   151.627    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.505   158.509    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.398   158.907    
                         clock uncertainty           -0.218   158.689    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.077   158.766    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                        158.766    
                         arrival time                        -151.627    
  -------------------------------------------------------------------
                         slack                                  7.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.603ns (67.211%)  route 0.294ns (32.789%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/WCLK
    SLICE_X6Y53          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.126    -0.076    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2_n_1
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  vga_contoller_inst/rgb[1]_i_9/O
                         net (fo=1, routed)           0.000    -0.031    vga_contoller_inst/rgb[1]_i_9_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I0_O)      0.062     0.031 r  vga_contoller_inst/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.168     0.199    vga_contoller_inst/rgb_reg[1]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I4_O)        0.108     0.307 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.610ns (65.995%)  route 0.314ns (34.005%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/O
                         net (fo=1, routed)           0.106    -0.096    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2_n_2
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  vga_contoller_inst/rgb[2]_i_8/O
                         net (fo=1, routed)           0.000    -0.051    vga_contoller_inst/rgb[2]_i_8_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.071     0.020 r  vga_contoller_inst/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.208     0.228    vga_contoller_inst/rgb_reg[2]_i_3_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.108     0.336 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.601ns (62.941%)  route 0.354ns (37.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.564    -0.617    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/WCLK
    SLICE_X10Y53         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.231 r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/O
                         net (fo=1, routed)           0.109    -0.122    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5_n_2
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045    -0.077 r  vga_contoller_inst/rgb[5]_i_11/O
                         net (fo=1, routed)           0.000    -0.077    vga_contoller_inst/rgb[5]_i_11_n_0
    SLICE_X9Y52          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.015 r  vga_contoller_inst/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.245     0.230    vga_contoller_inst/rgb_reg[5]_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.108     0.338 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X5Y52          FDSE (Hold_fdse_C_D)         0.091     0.037    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.693ns (73.781%)  route 0.246ns (26.219%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.110 r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/O
                         net (fo=1, routed)           0.137     0.027    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.045     0.072 r  vga_contoller_inst/rgb[3]_i_9/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/rgb[3]_i_9_n_0
    SLICE_X3Y55          MUXF7 (Prop_muxf7_I0_O)      0.062     0.134 r  vga_contoller_inst/rgb_reg[3]_i_4/O
                         net (fo=1, routed)           0.109     0.243    vga_contoller_inst/rgb_reg[3]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.351 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     0.038    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.693ns (69.553%)  route 0.303ns (30.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.565    -0.616    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/WCLK
    SLICE_X8Y50          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.138 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.104    -0.034    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.011 r  vga_contoller_inst/rgb[0]_i_12/O
                         net (fo=1, routed)           0.000     0.011    vga_contoller_inst/rgb[0]_i_12_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     0.073 r  vga_contoller_inst/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.199     0.272    vga_contoller_inst/rgb_reg[0]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.108     0.380 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.218    -0.054    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     0.038    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.606ns (60.779%)  route 0.391ns (39.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.592    -0.589    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.201 r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/O
                         net (fo=1, routed)           0.108    -0.093    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5_n_1
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.045    -0.048 r  vga_contoller_inst/rgb[4]_i_11/O
                         net (fo=1, routed)           0.000    -0.048    vga_contoller_inst/rgb[4]_i_11_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I1_O)      0.065     0.017 r  vga_contoller_inst/rgb_reg[4]_i_5/O
                         net (fo=1, routed)           0.283     0.300    vga_contoller_inst/rgb_reg[4]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.408 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     0.408    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.218    -0.053    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     0.039    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.246ns (23.970%)  route 0.780ns (76.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.589    -0.592    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           0.780     0.336    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.098     0.434 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     0.434    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.218    -0.057    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     0.063    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.932ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.369ns (17.158%)  route 6.610ns (82.842%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.983     4.554    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRB1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.678 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMB/O
                         net (fo=1, routed)           0.938     5.616    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_1
    SLICE_X11Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.740 r  vga_contoller_inst/rgb[4]_i_13/O
                         net (fo=1, routed)           0.000     5.740    vga_contoller_inst/rgb[4]_i_13_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I1_O)      0.245     5.985 r  vga_contoller_inst/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.985    vga_contoller_inst/rgb_reg[4]_i_6_n_0
    SLICE_X11Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     6.089 r  vga_contoller_inst/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.689     6.778    vga_contoller_inst/rgb_reg[4]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     7.094 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     7.094    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031    39.026    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 31.932    

Slack (MET) :             32.011ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.220ns (15.478%)  route 6.662ns (84.522%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.784     4.355    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/ADDRC1
    SLICE_X8Y57          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.479 r  vga_contoller_inst/rgb_buf_1_reg_384_447_3_5/RAMC/O
                         net (fo=1, routed)           0.995     5.474    vga_contoller_inst/rgb_buf_1_reg_384_447_3_5_n_2
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124     5.598 r  vga_contoller_inst/rgb[5]_i_14/O
                         net (fo=1, routed)           0.000     5.598    vga_contoller_inst/rgb[5]_i_14_n_0
    SLICE_X9Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     5.815 r  vga_contoller_inst/rgb_reg[5]_i_6/O
                         net (fo=1, routed)           0.883     6.698    vga_contoller_inst/rgb_reg[5]_i_6_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.299     6.997 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     6.997    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 32.011    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.362ns (17.409%)  route 6.462ns (82.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         4.851     4.422    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/ADDRA1
    SLICE_X8Y56          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.546 r  vga_contoller_inst/rgb_buf_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.816     5.362    vga_contoller_inst/rgb_buf_1_reg_128_191_3_5_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.486 r  vga_contoller_inst/rgb[3]_i_11/O
                         net (fo=1, routed)           0.000     5.486    vga_contoller_inst/rgb[3]_i_11_n_0
    SLICE_X9Y54          MUXF7 (Prop_muxf7_I0_O)      0.238     5.724 r  vga_contoller_inst/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    vga_contoller_inst/rgb_reg[3]_i_5_n_0
    SLICE_X9Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     5.828 r  vga_contoller_inst/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.795     6.623    vga_contoller_inst/rgb_reg[3]_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.316     6.939 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.939    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509    38.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.576    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    39.024    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.777ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.353ns (18.965%)  route 5.781ns (81.035%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.972     3.503    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/ADDRA0
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.802 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104     4.906    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     5.030 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000     5.030    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212     5.242 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705     5.947    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299     6.246 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     6.246    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    39.024    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.777    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.362ns (19.437%)  route 5.645ns (80.563%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.627    -0.885    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  vga_contoller_inst/read_index_reg_rep[1]/Q
                         net (fo=180, routed)         3.945     3.516    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/ADDRB1
    SLICE_X10Y49         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.640 r  vga_contoller_inst/rgb_buf_1_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           0.820     4.460    vga_contoller_inst/rgb_buf_1_reg_192_255_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000     4.584    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238     4.822 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     4.822    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104     4.926 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881     5.806    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316     6.122 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029    39.009    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             32.998ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.378ns (19.938%)  route 5.533ns (80.062%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X4Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  vga_contoller_inst/read_index_reg_rep[0]/Q
                         net (fo=180, routed)         3.961     3.492    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/ADDRC0
    SLICE_X6Y57          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299     3.791 r  vga_contoller_inst/rgb_buf_0_reg_704_767_0_2/RAMC/O
                         net (fo=1, routed)           1.081     4.872    vga_contoller_inst/rgb_buf_0_reg_704_767_0_2_n_2
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.996 r  vga_contoller_inst/rgb[2]_i_6/O
                         net (fo=1, routed)           0.000     4.996    vga_contoller_inst/rgb[2]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.238     5.234 r  vga_contoller_inst/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.491     5.726    vga_contoller_inst/rgb_reg[2]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.298     6.024 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     6.024    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.575    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    39.022    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 32.998    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.211ns (21.417%)  route 4.443ns (78.583%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           1.450     4.764    vga_contoller_inst/v_n_4
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X7Y50          FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.211ns (23.985%)  route 3.838ns (76.015%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 r  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 r  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 r  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 f  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          0.654     3.190    vga_contoller_inst/v/read_index0
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  vga_contoller_inst/v/rgb[5]_i_1__0/O
                         net (fo=3, routed)           0.845     4.159    vga_contoller_inst/v_n_4
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508    38.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X5Y52          FDSE (Setup_fdse_C_S)       -0.429    38.551    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/yc_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.087ns (24.173%)  route 3.410ns (75.827%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.622    -0.890    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_contoller_inst/v/yc_next_reg[7]/Q
                         net (fo=8, routed)           1.066     0.595    vga_contoller_inst/v/read_y[7]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.296     0.891 f  vga_contoller_inst/v/read_index_rep[9]_i_8/O
                         net (fo=1, routed)           0.444     1.336    vga_contoller_inst/v/read_index_rep[9]_i_8_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.460 f  vga_contoller_inst/v/read_index_rep[9]_i_7/O
                         net (fo=1, routed)           0.162     1.621    vga_contoller_inst/v/read_index_rep[9]_i_7_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.745 f  vga_contoller_inst/v/read_index_rep[9]_i_5/O
                         net (fo=1, routed)           0.667     2.412    vga_contoller_inst/v/read_index_rep[9]_i_5_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.536 r  vga_contoller_inst/v/read_index_rep[9]_i_4/O
                         net (fo=24, routed)          1.070     3.607    vga_contoller_inst/read_index0
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.510    38.514    vga_contoller_inst/clk_25
    SLICE_X3Y51          FDRE                                         r  vga_contoller_inst/read_index_reg_rep[1]/C
                         clock pessimism              0.576    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X3Y51          FDRE (Setup_fdre_C_CE)      -0.205    38.791    vga_contoller_inst/read_index_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 35.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=10, routed)          0.122    -0.328    vga_contoller_inst/v/read_y[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.364    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.215%)  route 0.145ns (50.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/yc_next_reg[5]/Q
                         net (fo=10, routed)          0.145    -0.304    vga_contoller_inst/v/read_y[5]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.070    -0.391    vga_contoller_inst/v/yc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.450%)  route 0.156ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.590    -0.591    vga_contoller_inst/v/clk_25
    SLICE_X3Y62          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_contoller_inst/v/yc_next_reg[6]/Q
                         net (fo=8, routed)           0.156    -0.294    vga_contoller_inst/v/read_y[6]
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.860    -0.830    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.066    -0.395    vga_contoller_inst/v/yc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[4]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070    -0.413    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.304    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.066    -0.414    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.495%)  route 0.162ns (53.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.589    -0.592    vga_contoller_inst/v/clk_25
    SLICE_X4Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_contoller_inst/v/yc_next_reg[2]/Q
                         net (fo=9, routed)           0.162    -0.289    vga_contoller_inst/v/read_y[2]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[2]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.052    -0.407    vga_contoller_inst/v/yc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.318%)  route 0.172ns (47.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.048    -0.229 r  vga_contoller_inst/v/xc_next[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_contoller_inst/v/xc_next[7]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.131    -0.349    vga_contoller_inst/v/xc_next_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.919%)  route 0.172ns (48.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.172    -0.277    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga_contoller_inst/v/xc_next[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_contoller_inst/v/xc_next[6]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120    -0.360    vga_contoller_inst/v/xc_next_reg[6]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.594%)  route 0.162ns (53.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[5]/Q
                         net (fo=9, routed)           0.162    -0.288    vga_contoller_inst/v/read_x[5]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.066    -0.417    vga_contoller_inst/v/xc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=9, routed)           0.176    -0.273    vga_contoller_inst/v/read_x[4]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  vga_contoller_inst/v/xc_next[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_contoller_inst/v/xc_next[8]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121    -0.359    vga_contoller_inst/v/xc_next_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        4.051ns  (logic 1.949ns (48.113%)  route 2.102ns (51.887%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.440 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.098   151.538    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_2
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.662 r  vga_contoller_inst/rgb[5]_i_9/O
                         net (fo=1, routed)           0.000   151.662    vga_contoller_inst/rgb[5]_i_9_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.874 r  vga_contoller_inst/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           1.004   152.878    vga_contoller_inst/rgb_reg[5]_i_4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.299   153.177 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000   153.177    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.214   158.696    
    SLICE_X5Y52          FDSE (Setup_fdse_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -153.177    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.931ns  (logic 1.944ns (49.454%)  route 1.987ns (50.546%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 149.126 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.638   149.126    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/WCLK
    SLICE_X2Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.435 r  vga_contoller_inst/rgb_buf_0_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.783   151.218    vga_contoller_inst/rgb_buf_0_reg_192_255_3_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124   151.342 r  vga_contoller_inst/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000   151.342    vga_contoller_inst/rgb[3]_i_7_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.212   151.554 r  vga_contoller_inst/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           1.204   152.758    vga_contoller_inst/rgb_reg[3]_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.299   153.057 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000   153.057    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.214   158.697    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029   158.726    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                        158.726    
                         arrival time                        -153.057    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.932ns  (logic 2.099ns (53.379%)  route 1.833ns (46.621%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 149.112 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.624   149.112    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/WCLK
    SLICE_X6Y52          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.429 r  vga_contoller_inst/rgb_buf_1_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.952   151.382    vga_contoller_inst/rgb_buf_1_reg_128_191_0_2_n_1
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124   151.506 r  vga_contoller_inst/rgb[1]_i_11/O
                         net (fo=1, routed)           0.000   151.506    vga_contoller_inst/rgb[1]_i_11_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.238   151.744 r  vga_contoller_inst/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   151.744    vga_contoller_inst/rgb_reg[1]_i_5_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104   151.848 r  vga_contoller_inst/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.881   152.728    vga_contoller_inst/rgb_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.316   153.044 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000   153.044    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.214   158.696    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -153.044    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.784ns  (logic 1.977ns (52.246%)  route 1.807ns (47.754%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 158.513 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 149.123 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.635   149.123    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/WCLK
    SLICE_X6Y43          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317   150.440 r  vga_contoller_inst/rgb_buf_0_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           1.057   151.497    vga_contoller_inst/rgb_buf_0_reg_128_191_3_5_n_1
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124   151.621 r  vga_contoller_inst/rgb[4]_i_8/O
                         net (fo=1, routed)           0.000   151.621    vga_contoller_inst/rgb[4]_i_8_n_0
    SLICE_X3Y46          MUXF7 (Prop_muxf7_I0_O)      0.238   151.859 r  vga_contoller_inst/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.750   152.609    vga_contoller_inst/rgb_reg[4]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.298   152.907 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000   152.907    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.509   158.513    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.398   158.911    
                         clock uncertainty           -0.214   158.697    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.031   158.728    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                        158.728    
                         arrival time                        -152.907    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.753ns  (logic 1.944ns (51.796%)  route 1.809ns (48.204%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.891ns = ( 149.109 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.621   149.109    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/WCLK
    SLICE_X6Y59          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309   150.418 r  vga_contoller_inst/rgb_buf_0_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.104   151.522    vga_contoller_inst/rgb_buf_0_reg_640_703_0_2_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124   151.646 r  vga_contoller_inst/rgb[0]_i_6/O
                         net (fo=1, routed)           0.000   151.646    vga_contoller_inst/rgb[0]_i_6_n_0
    SLICE_X7Y53          MUXF7 (Prop_muxf7_I0_O)      0.212   151.858 r  vga_contoller_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.705   152.563    vga_contoller_inst/rgb_reg[0]_i_2_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.299   152.862 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000   152.862    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.214   158.696    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031   158.727    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                        158.727    
                         arrival time                        -152.862    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        3.689ns  (logic 1.974ns (53.510%)  route 1.715ns (46.490%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 158.512 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 149.058 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.570   149.058    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/WCLK
    SLICE_X8Y48          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   150.372 r  vga_contoller_inst/rgb_buf_1_reg_640_703_0_2/RAMC/O
                         net (fo=1, routed)           0.783   151.155    vga_contoller_inst/rgb_buf_1_reg_640_703_0_2_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.124   151.279 r  vga_contoller_inst/rgb[2]_i_10/O
                         net (fo=1, routed)           0.000   151.279    vga_contoller_inst/rgb[2]_i_10_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I0_O)      0.238   151.517 r  vga_contoller_inst/rgb_reg[2]_i_4/O
                         net (fo=1, routed)           0.932   152.449    vga_contoller_inst/rgb_reg[2]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.298   152.747 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000   152.747    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.508   158.512    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.398   158.910    
                         clock uncertainty           -0.214   158.696    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029   158.725    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                        158.725    
                         arrival time                        -152.747    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        2.520ns  (logic 0.773ns (30.671%)  route 1.747ns (69.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 149.107 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.619   149.107    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478   149.585 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           1.747   151.332    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.295   151.627 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000   151.627    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.505   158.509    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.398   158.907    
                         clock uncertainty           -0.214   158.693    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.077   158.770    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                        158.770    
                         arrival time                        -151.627    
  -------------------------------------------------------------------
                         slack                                  7.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.603ns (67.211%)  route 0.294ns (32.789%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.591    -0.590    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/WCLK
    SLICE_X6Y53          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.126    -0.076    vga_contoller_inst/rgb_buf_0_reg_576_639_0_2_n_1
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.031 r  vga_contoller_inst/rgb[1]_i_9/O
                         net (fo=1, routed)           0.000    -0.031    vga_contoller_inst/rgb[1]_i_9_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I0_O)      0.062     0.031 r  vga_contoller_inst/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.168     0.199    vga_contoller_inst/rgb_reg[1]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I4_O)        0.108     0.307 r  vga_contoller_inst/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_contoller_inst/rgb[1]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.610ns (65.995%)  route 0.314ns (34.005%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/WCLK
    SLICE_X6Y45          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.202 r  vga_contoller_inst/rgb_buf_0_reg_64_127_0_2/RAMC/O
                         net (fo=1, routed)           0.106    -0.096    vga_contoller_inst/rgb_buf_0_reg_64_127_0_2_n_2
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  vga_contoller_inst/rgb[2]_i_8/O
                         net (fo=1, routed)           0.000    -0.051    vga_contoller_inst/rgb[2]_i_8_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.071     0.020 r  vga_contoller_inst/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.208     0.228    vga_contoller_inst/rgb_reg[2]_i_3_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.108     0.336 r  vga_contoller_inst/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga_contoller_inst/rgb[2]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.601ns (62.941%)  route 0.354ns (37.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.564    -0.617    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/WCLK
    SLICE_X10Y53         RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.231 r  vga_contoller_inst/rgb_buf_1_reg_512_575_3_5/RAMC/O
                         net (fo=1, routed)           0.109    -0.122    vga_contoller_inst/rgb_buf_1_reg_512_575_3_5_n_2
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045    -0.077 r  vga_contoller_inst/rgb[5]_i_11/O
                         net (fo=1, routed)           0.000    -0.077    vga_contoller_inst/rgb[5]_i_11_n_0
    SLICE_X9Y52          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.015 r  vga_contoller_inst/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.245     0.230    vga_contoller_inst/rgb_reg[5]_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.108     0.338 r  vga_contoller_inst/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_contoller_inst/rgb[5]_i_2_n_0
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X5Y52          FDSE (Hold_fdse_C_D)         0.091     0.034    vga_contoller_inst/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.693ns (73.781%)  route 0.246ns (26.219%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.593    -0.588    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/WCLK
    SLICE_X2Y56          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.110 r  vga_contoller_inst/rgb_buf_0_reg_512_575_3_5/RAMA/O
                         net (fo=1, routed)           0.137     0.027    vga_contoller_inst/rgb_buf_0_reg_512_575_3_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.045     0.072 r  vga_contoller_inst/rgb[3]_i_9/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/rgb[3]_i_9_n_0
    SLICE_X3Y55          MUXF7 (Prop_muxf7_I0_O)      0.062     0.134 r  vga_contoller_inst/rgb_reg[3]_i_4/O
                         net (fo=1, routed)           0.109     0.243    vga_contoller_inst/rgb_reg[3]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.351 r  vga_contoller_inst/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vga_contoller_inst/rgb[3]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     0.035    vga_contoller_inst/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.693ns (69.553%)  route 0.303ns (30.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.565    -0.616    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/WCLK
    SLICE_X8Y50          RAMD64E                                      r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.138 r  vga_contoller_inst/rgb_buf_1_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.104    -0.034    vga_contoller_inst/rgb_buf_1_reg_0_63_0_2_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.011 r  vga_contoller_inst/rgb[0]_i_12/O
                         net (fo=1, routed)           0.000     0.011    vga_contoller_inst/rgb[0]_i_12_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     0.073 r  vga_contoller_inst/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.199     0.272    vga_contoller_inst/rgb_reg[0]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.108     0.380 r  vga_contoller_inst/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_contoller_inst/rgb[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.827    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.214    -0.057    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     0.035    vga_contoller_inst/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.606ns (60.779%)  route 0.391ns (39.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.592    -0.589    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.201 r  vga_contoller_inst/rgb_buf_0_reg_768_831_3_5/RAMB/O
                         net (fo=1, routed)           0.108    -0.093    vga_contoller_inst/rgb_buf_0_reg_768_831_3_5_n_1
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.045    -0.048 r  vga_contoller_inst/rgb[4]_i_11/O
                         net (fo=1, routed)           0.000    -0.048    vga_contoller_inst/rgb[4]_i_11_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I1_O)      0.065     0.017 r  vga_contoller_inst/rgb_reg[4]_i_5/O
                         net (fo=1, routed)           0.283     0.300    vga_contoller_inst/rgb_reg[4]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.108     0.408 r  vga_contoller_inst/rgb[4]_i_2/O
                         net (fo=1, routed)           0.000     0.408    vga_contoller_inst/rgb[4]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.863    -0.826    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.214    -0.056    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     0.036    vga_contoller_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.246ns (23.970%)  route 0.780ns (76.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.589    -0.592    vga_contoller_inst/clk_20
    SLICE_X2Y65          FDRE                                         r  vga_contoller_inst/vga_ready_out_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  vga_contoller_inst/vga_ready_out_20_reg/Q
                         net (fo=4, routed)           0.780     0.336    vga_contoller_inst/v/vga_ready_out_20
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.098     0.434 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     0.434    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.214    -0.060    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     0.060    vga_contoller_inst/vga_ready_out_25_reg
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[5]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[10]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[5]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[0]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[1]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iy_reg[6]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[0]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[1]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.218    23.624    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.212    gpu/raster1/b2_iz_reg[6]
  -------------------------------------------------------------------
                         required time                         23.212    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.228ns (26.787%)  route 0.623ns (73.213%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.042     0.258 r  gpu/vs1/e0_init_t2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    gpu/vs1/e0_init_t2[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.044    gpu/vs1/e0_init_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.229ns (26.810%)  route 0.625ns (73.190%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.043     0.261 r  gpu/vs1/e0_init_t2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[3]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.044    gpu/vs1/e0_init_t2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.044%)  route 0.623ns (72.956%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  gpu/vs1/e0_init_t2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     0.028    gpu/vs1/e0_init_t2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.981%)  route 0.625ns (73.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  gpu/vs1/e0_init_t2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    gpu/vs1/e0_init_t2[2]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.218    -0.063    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     0.029    gpu/vs1/e0_init_t2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.228ns (24.769%)  route 0.693ns (75.231%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.327 r  gpu/vs1/e0_init_t2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[8]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.235ns (25.416%)  route 0.690ns (74.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.049     0.331 r  gpu/vs1/e0_init_t2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    gpu/vs1/e0_init_t2[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.092%)  route 0.690ns (74.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.327 r  gpu/vs1/e0_init_t2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[6]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     0.031    gpu/vs1/e0_init_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.013%)  route 0.693ns (74.987%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  gpu/vs1/e0_init_t2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.330    gpu/vs1/e0_init_t2[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     0.030    gpu/vs1/e0_init_t2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 gpu/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/e2_t1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.232ns (23.167%)  route 0.769ns (76.833%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.594    gpu/clk_20
    SLICE_X3Y67          FDRE                                         r  gpu/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  gpu/x_reg[9]/Q
                         net (fo=6, routed)           0.298    -0.155    gpu/raster1/FSM_sequential_state_pixel_reg_0[9]
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         0.471     0.361    gpu/raster1/state_pixel
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.046     0.407 r  gpu/raster1/e2_t1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    gpu/raster1/p_0_in__0[5]
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.845    -0.844    gpu/raster1/clk_40
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.218    -0.071    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.131     0.060    gpu/raster1/e2_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.228ns (22.924%)  route 0.767ns (77.076%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.577     0.359    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.401 r  gpu/vs1/e0_init_t2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.401    gpu/vs1/e0_init_t2[14]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.218    -0.061    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.046    gpu/vs1/e0_init_t2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 1.304ns (11.973%)  route 9.587ns (88.027%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.955    10.003    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.613    23.618    gpu/vs1/div2/clk_40
    SLICE_X27Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.491    24.108    
                         clock uncertainty           -0.087    24.021    
    SLICE_X27Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.816    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[30]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[30]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[31]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[31]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.758ns  (logic 1.304ns (12.121%)  route 9.454ns (87.879%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.821     9.870    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y99         FDRE                                         r  gpu/vs1/div2/quo_reg[32]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y99         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[32]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[37]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[37]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 1.304ns (12.151%)  route 9.428ns (87.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.795     9.844    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.612    23.617    gpu/vs1/div2/clk_40
    SLICE_X28Y100        FDRE                                         r  gpu/vs1/div2/quo_reg[38]/C
                         clock pessimism              0.491    24.107    
                         clock uncertainty           -0.087    24.020    
    SLICE_X28Y100        FDRE (Setup_fdre_C_CE)      -0.205    23.815    gpu/vs1/div2/quo_reg[38]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 1.304ns (12.327%)  route 9.275ns (87.673%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.624    -0.888    gpu/vs1/div2/clk_40
    SLICE_X3Y89          FDRE                                         r  gpu/vs1/div2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  gpu/vs1/div2/FSM_sequential_state_reg[0]/Q
                         net (fo=74, routed)          2.197     1.765    gpu/vs1/div2/state__0[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.150     1.915 r  gpu/vs1/div2/i[6]_i_4__0/O
                         net (fo=1, routed)           0.919     2.834    gpu/vs1/div2/i[6]_i_4__0_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I1_O)        0.326     3.160 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           1.506     4.666    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     4.790 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          1.483     6.273    gpu/vs1/div2/state__1[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.397 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.527     6.925    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.049 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          2.642     9.691    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    23.442    gpu/vs1/div2/clk_40
    SLICE_X28Y98         FDRE                                         r  gpu/vs1/div2/quo_reg[27]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X28Y98         FDRE (Setup_fdre_C_CE)      -0.205    23.712    gpu/vs1/div2/quo_reg[27]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 14.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.583    -0.598    gpu/vs1/clk_40
    SLICE_X3Y78          FDRE                                         r  gpu/vs1/mul_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  gpu/vs1/mul_b_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    gpu/vs1/mul/p_b_reg[21]_0[1]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.325 r  gpu/vs1/mul/p_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/mul/p_b[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.851    -0.838    gpu/vs1/mul/clk_40
    SLICE_X2Y78          FDRE                                         r  gpu/vs1/mul/p_b_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.087    -0.498    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.378    gpu/vs1/mul/p_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.551    -0.630    gpu/vs1/clk_40
    SLICE_X31Y71         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gpu/vs1/x_screen_v1_buff1_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.402    gpu/vs1/x_screen_v1_buff1[2]
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.045    -0.357 r  gpu/vs1/x_screen_v1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    gpu/vs1/x_screen_v1[2]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.817    -0.872    gpu/vs1/clk_40
    SLICE_X30Y71         FDRE                                         r  gpu/vs1/x_screen_v1_reg[2]/C
                         clock pessimism              0.255    -0.617    
                         clock uncertainty            0.087    -0.530    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120    -0.410    gpu/vs1/x_screen_v1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y90         FDRE                                         r  gpu/vs1/div1/au_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.391    gpu/vs1/div1/au_reg_n_0_[15]
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  gpu/vs1/div1/quo[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    gpu/vs1/div1/quo[16]
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/div1/clk_40
    SLICE_X38Y90         FDRE                                         r  gpu/vs1/div1/quo_reg[16]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.121    -0.400    gpu/vs1/div1/quo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.035%)  route 0.100ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X44Y95         FDRE                                         r  gpu/vs1/w_clip_v0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/w_clip_v0_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.378    gpu/vs1/w_clip_v0_reg_n_0_[13]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  gpu/vs1/div_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/vs1/div_b[21]
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.858    gpu/vs1/clk_40
    SLICE_X46Y95         FDRE                                         r  gpu/vs1/div_b_reg[21]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.087    -0.516    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.395    gpu/vs1/div_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/clk_40
    SLICE_X34Y93         FDRE                                         r  gpu/vs1/mul_b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  gpu/vs1/mul_b_reg[21]/Q
                         net (fo=1, routed)           0.049    -0.408    gpu/vs1/mul/p_b_reg[21]_0[21]
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.363 r  gpu/vs1/mul/p_b[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/mul/p_b[21]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.828    -0.861    gpu/vs1/mul/clk_40
    SLICE_X35Y93         FDRE                                         r  gpu/vs1/mul/p_b_reg[21]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092    -0.429    gpu/vs1/mul/p_b_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.559    -0.622    gpu/vs1/clk_40
    SLICE_X46Y87         FDRE                                         r  gpu/vs1/w_clip_v0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  gpu/vs1/w_clip_v0_reg[2]/Q
                         net (fo=1, routed)           0.050    -0.408    gpu/vs1/w_clip_v0_reg_n_0_[2]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  gpu/vs1/div_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    gpu/vs1/div_b[10]
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.827    -0.862    gpu/vs1/clk_40
    SLICE_X47Y87         FDRE                                         r  gpu/vs1/div_b_reg[10]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.087    -0.522    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.092    -0.430    gpu/vs1/div_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.363%)  route 0.108ns (36.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.562    -0.619    gpu/vs1/div1/clk_40
    SLICE_X41Y98         FDRE                                         r  gpu/vs1/div1/acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/div1/acc_reg[30]/Q
                         net (fo=4, routed)           0.108    -0.371    gpu/vs1/div1/acc_reg_n_0_[30]
    SLICE_X42Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.326 r  gpu/vs1/div1/acc[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/acc[31]
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.832    -0.858    gpu/vs1/div1/clk_40
    SLICE_X42Y97         FDRE                                         r  gpu/vs1/div1/acc_reg[31]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.087    -0.516    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121    -0.395    gpu/vs1/div1/acc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/au_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/quo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.560    -0.621    gpu/vs1/div1/clk_40
    SLICE_X39Y92         FDRE                                         r  gpu/vs1/div1/au_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/vs1/div1/au_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.370    gpu/vs1/div1/au_reg_n_0_[22]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.325 r  gpu/vs1/div1/quo[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    gpu/vs1/div1/quo[23]
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.829    -0.860    gpu/vs1/div1/clk_40
    SLICE_X38Y93         FDRE                                         r  gpu/vs1/div1/quo_reg[23]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.087    -0.517    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121    -0.396    gpu/vs1/div1/quo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpu/vs1/dot/mul2/partial_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/dot/mul2/partial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.561    -0.620    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y90         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gpu/vs1/dot/mul2/partial_reg[15]/Q
                         net (fo=2, routed)           0.112    -0.367    gpu/vs1/dot/mul2/partial_reg_n_0_[15]
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.831    -0.859    gpu/vs1/dot/mul2/clk_40
    SLICE_X47Y91         FDRE                                         r  gpu/vs1/dot/mul2/partial_reg[14]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.087    -0.517    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.075    -0.442    gpu/vs1/dot/mul2/partial_reg[14]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpu/vs1/mul/partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/o_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.590    -0.591    gpu/vs1/mul/clk_40
    SLICE_X1Y87          FDRE                                         r  gpu/vs1/mul/partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  gpu/vs1/mul/partial_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.398    gpu/vs1/mul/partial_reg_n_0_[4]
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.859    -0.830    gpu/vs1/mul/clk_40
    SLICE_X0Y87          FDRE                                         r  gpu/vs1/mul/o_p_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.087    -0.491    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.017    -0.474    gpu/vs1/mul/o_p_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iy_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[5]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[10]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[10]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.919ns (11.147%)  route 7.325ns (88.853%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.485     7.350    gpu/raster1/b2_iz
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y94         FDRE                                         r  gpu/raster1/b2_iz_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y94         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[5]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[0]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[1]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iy_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iy_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iy_reg[6]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[0]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[1]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/b2_iz_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.919ns (11.155%)  route 7.320ns (88.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.618    -0.894    gpu/clk_20
    SLICE_X2Y66          FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          1.153     0.777    gpu/raster1/FSM_sequential_state_pixel_reg_1[8]
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     0.901 f  gpu/raster1/e2_t1[19]_i_5/O
                         net (fo=2, routed)           0.516     1.417    gpu/raster1/e2_t1[19]_i_5_n_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.541 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         3.171     4.712    gpu/raster1/state_pixel
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.153     4.865 r  gpu/raster1/b_iz[19]_i_1/O
                         net (fo=80, routed)          2.479     7.345    gpu/raster1/b2_iz
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.440    23.444    gpu/raster1/clk_40
    SLICE_X15Y93         FDRE                                         r  gpu/raster1/b2_iz_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.214    23.628    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.412    23.216    gpu/raster1/b2_iz_reg[6]
  -------------------------------------------------------------------
                         required time                         23.216    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 15.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.228ns (26.787%)  route 0.623ns (73.213%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.042     0.258 r  gpu/vs1/e0_init_t2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    gpu/vs1/e0_init_t2[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.041    gpu/vs1/e0_init_t2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.229ns (26.810%)  route 0.625ns (73.190%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.043     0.261 r  gpu/vs1/e0_init_t2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[3]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     0.041    gpu/vs1/e0_init_t2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.231ns (27.044%)  route 0.623ns (72.956%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.433     0.216    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  gpu/vs1/e0_init_t2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    gpu/vs1/e0_init_t2[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     0.025    gpu/vs1/e0_init_t2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.981%)  route 0.625ns (73.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.435     0.218    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  gpu/vs1/e0_init_t2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    gpu/vs1/e0_init_t2[2]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.853    -0.836    gpu/vs1/clk_40
    SLICE_X3Y80          FDRE                                         r  gpu/vs1/e0_init_t2_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.214    -0.066    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     0.026    gpu/vs1/e0_init_t2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.228ns (24.769%)  route 0.693ns (75.231%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.327 r  gpu/vs1/e0_init_t2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[8]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[8]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.235ns (25.416%)  route 0.690ns (74.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.049     0.331 r  gpu/vs1/e0_init_t2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    gpu/vs1/e0_init_t2[7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[7]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.092%)  route 0.690ns (74.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.500     0.282    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.327 r  gpu/vs1/e0_init_t2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.327    gpu/vs1/e0_init_t2[6]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[6]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     0.028    gpu/vs1/e0_init_t2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.013%)  route 0.693ns (74.987%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.502     0.285    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.330 r  gpu/vs1/e0_init_t2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.330    gpu/vs1/e0_init_t2[10]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[10]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     0.027    gpu/vs1/e0_init_t2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 gpu/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/raster1/e2_t1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.232ns (23.167%)  route 0.769ns (76.833%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.587    -0.594    gpu/clk_20
    SLICE_X3Y67          FDRE                                         r  gpu/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  gpu/x_reg[9]/Q
                         net (fo=6, routed)           0.298    -0.155    gpu/raster1/FSM_sequential_state_pixel_reg_0[9]
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  gpu/raster1/e2_t1[19]_i_3/O
                         net (fo=206, routed)         0.471     0.361    gpu/raster1/state_pixel
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.046     0.407 r  gpu/raster1/e2_t1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    gpu/raster1/p_0_in__0[5]
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.845    -0.844    gpu/raster1/clk_40
    SLICE_X6Y75          FDRE                                         r  gpu/raster1/e2_t1_reg[5]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.214    -0.074    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.131     0.057    gpu/raster1/e2_t1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 gpu/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/e0_init_t2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.228ns (22.924%)  route 0.767ns (77.076%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.588    -0.593    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  gpu/y_reg[5]/Q
                         net (fo=13, routed)          0.190    -0.262    gpu/vs1/tmp_ei_mul2_reg[0]_0[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045    -0.217 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2/O
                         net (fo=100, routed)         0.577     0.359    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.042     0.401 r  gpu/vs1/e0_init_t2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.401    gpu/vs1/e0_init_t2[14]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.855    -0.834    gpu/vs1/clk_40
    SLICE_X3Y82          FDRE                                         r  gpu/vs1/e0_init_t2_reg[14]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.214    -0.064    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.107     0.043    gpu/vs1/e0_init_t2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.359    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.207ns (50.094%)  route 4.192ns (49.906%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.620    -0.892    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  vga_contoller_inst/v/yc_reg[6]/Q
                         net (fo=1, routed)           0.855     0.419    vga_contoller_inst/v/yc[6]
    SLICE_X5Y61          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.593     1.137    vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.261 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.743     4.004    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.507 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.507    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.077ns (53.461%)  route 3.549ns (46.539%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.623    -0.889    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  vga_contoller_inst/v/xc_reg[8]/Q
                         net (fo=3, routed)           1.011     0.578    vga_contoller_inst/v/xc[8]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.124     0.702 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.538     3.240    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.736 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.736    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.958ns (61.369%)  route 2.492ns (38.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           2.492     2.060    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.562 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.562    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.981ns (63.452%)  route 2.293ns (36.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.626    -0.886    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  vga_contoller_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           2.293     1.863    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.388 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.388    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 3.975ns (63.545%)  route 2.280ns (36.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           2.280     1.848    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.367 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.367    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.980ns (65.170%)  route 2.127ns (34.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.626    -0.886    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  vga_contoller_inst/rgb_reg[4]/Q
                         net (fo=1, routed)           2.127     1.697    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.221 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.221    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.985ns (65.800%)  route 2.071ns (34.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[0]/Q
                         net (fo=1, routed)           2.071     1.639    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.168 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.168    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.986ns (68.519%)  route 1.832ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           1.832     1.400    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.930 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.930    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.372ns (77.714%)  route 0.394ns (22.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           0.394    -0.055    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.177 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.177    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.371ns (73.540%)  route 0.493ns (26.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[0]/Q
                         net (fo=1, routed)           0.493     0.045    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.275 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.275    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.366ns (72.385%)  route 0.521ns (27.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.593    -0.588    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_contoller_inst/rgb_reg[4]/Q
                         net (fo=1, routed)           0.521     0.074    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.299 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.299    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.361ns (70.177%)  route 0.578ns (29.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           0.578     0.130    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.350 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.350    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.367ns (70.030%)  route 0.585ns (29.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.593    -0.588    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_contoller_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           0.585     0.138    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.363 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.363    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.345ns (66.717%)  route 0.671ns (33.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           0.671     0.223    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.426 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.426    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.384ns (62.175%)  route 0.842ns (37.825%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_contoller_inst/v/xc_reg[7]/Q
                         net (fo=3, routed)           0.133    -0.316    vga_contoller_inst/v/xc[7]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.709     0.438    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.635 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.635    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.413ns (60.158%)  route 0.936ns (39.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_contoller_inst/v/yc_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.289    vga_contoller_inst/v/yc[4]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.799     0.555    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.759 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.759    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.207ns (50.094%)  route 4.192ns (49.906%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.620    -0.892    vga_contoller_inst/v/clk_25
    SLICE_X5Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  vga_contoller_inst/v/yc_reg[6]/Q
                         net (fo=1, routed)           0.855     0.419    vga_contoller_inst/v/yc[6]
    SLICE_X5Y61          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.593     1.137    vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124     1.261 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.743     4.004    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.507 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.507    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.077ns (53.461%)  route 3.549ns (46.539%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.623    -0.889    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  vga_contoller_inst/v/xc_reg[8]/Q
                         net (fo=3, routed)           1.011     0.578    vga_contoller_inst/v/xc[8]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.124     0.702 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.538     3.240    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.736 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.736    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.958ns (61.369%)  route 2.492ns (38.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           2.492     2.060    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.562 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.562    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.981ns (63.452%)  route 2.293ns (36.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.626    -0.886    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  vga_contoller_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           2.293     1.863    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.388 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.388    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 3.975ns (63.545%)  route 2.280ns (36.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           2.280     1.848    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.367 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.367    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.980ns (65.170%)  route 2.127ns (34.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.626    -0.886    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  vga_contoller_inst/rgb_reg[4]/Q
                         net (fo=1, routed)           2.127     1.697    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.221 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.221    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.985ns (65.800%)  route 2.071ns (34.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[0]/Q
                         net (fo=1, routed)           2.071     1.639    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.168 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.168    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.986ns (68.519%)  route 1.832ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.624    -0.888    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           1.832     1.400    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.930 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.930    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.372ns (77.714%)  route 0.394ns (22.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X5Y51          FDRE                                         r  vga_contoller_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           0.394    -0.055    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.177 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.177    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.371ns (73.540%)  route 0.493ns (26.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[0]/Q
                         net (fo=1, routed)           0.493     0.045    uio_out_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.275 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.275    uio_out[0]
    G17                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.366ns (72.385%)  route 0.521ns (27.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.593    -0.588    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_contoller_inst/rgb_reg[4]/Q
                         net (fo=1, routed)           0.521     0.074    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.299 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.299    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.361ns (70.177%)  route 0.578ns (29.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X7Y50          FDRE                                         r  vga_contoller_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           0.578     0.130    uio_out_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.350 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.350    uio_out[2]
    K18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.367ns (70.030%)  route 0.585ns (29.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.593    -0.588    vga_contoller_inst/clk_25
    SLICE_X3Y54          FDRE                                         r  vga_contoller_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_contoller_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           0.585     0.138    uio_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.363 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.363    uio_out[3]
    J18                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.345ns (66.717%)  route 0.671ns (33.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.592    -0.589    vga_contoller_inst/clk_25
    SLICE_X5Y52          FDSE                                         r  vga_contoller_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  vga_contoller_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           0.671     0.223    uio_out_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.426 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.426    uio_out[5]
    N19                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.384ns (62.175%)  route 0.842ns (37.825%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_contoller_inst/v/xc_reg[7]/Q
                         net (fo=3, routed)           0.133    -0.316    vga_contoller_inst/v/xc[7]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.709     0.438    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.635 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.635    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.413ns (60.158%)  route 0.936ns (39.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.591    -0.590    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_contoller_inst/v/yc_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.289    vga_contoller_inst/v/yc[4]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.244 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.799     0.555    uio_out_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.759 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.759    uio_out[6]
    R19                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_20_clk_wiz_0

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.164    10.421    vga_contoller_inst/SR[0]
    SLICE_X5Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X5Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vga_data_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.266ns (19.300%)  route 1.112ns (80.700%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.112     1.333    gpu/rst_n_IBUF
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.378 r  gpu/vga_data_valid_out_i_1/O
                         net (fo=1, routed)           0.000     1.378    gpu/vga_data_valid_out_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  gpu/vga_data_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.857    -0.832    gpu/clk_20
    SLICE_X2Y65          FDRE                                         r  gpu/vga_data_valid_out_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.265ns (17.641%)  route 1.237ns (82.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.267     1.502    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/clk_20
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.265ns (17.641%)  route 1.237ns (82.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.267     1.502    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/clk_20
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_20_clk_wiz_0_1

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.425ns  (logic 1.577ns (15.126%)  route 8.848ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.169    10.425    vga_contoller_inst/SR[0]
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.164    10.421    vga_contoller_inst/SR[0]
    SLICE_X5Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X5Y59          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 1.577ns (15.333%)  route 8.707ns (84.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        5.028    10.284    vga_contoller_inst/SR[0]
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         1.505    -1.491    vga_contoller_inst/clk_20
    SLICE_X4Y60          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vga_data_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.266ns (19.300%)  route 1.112ns (80.700%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.112     1.333    gpu/rst_n_IBUF
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.378 r  gpu/vga_data_valid_out_i_1/O
                         net (fo=1, routed)           0.000     1.378    gpu/vga_data_valid_out_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  gpu/vga_data_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.857    -0.832    gpu/clk_20
    SLICE_X2Y65          FDRE                                         r  gpu/vga_data_valid_out_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.265ns (17.641%)  route 1.237ns (82.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.267     1.502    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/clk_20
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.265ns (17.641%)  route 1.237ns (82.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.267     1.502    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.860    -0.829    vga_contoller_inst/clk_20
    SLICE_X4Y57          FDRE                                         r  vga_contoller_inst/write_index_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/write_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.265ns (16.923%)  route 1.301ns (83.077%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.970     1.191    gpu/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.044     1.235 r  gpu/write_index[0]_i_1/O
                         net (fo=15, routed)          0.331     1.566    vga_contoller_inst/write_index_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.861    -0.828    vga_contoller_inst/clk_20
    SLICE_X4Y56          FDRE                                         r  vga_contoller_inst/write_index_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.133%)  route 1.301ns (82.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.116     1.337    vga_contoller_inst/rst_n_IBUF
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  vga_contoller_inst/y[9]_i_1/O
                         net (fo=10, routed)          0.185     1.570    gpu/SR[0]
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=292, routed)         0.856    -0.833    gpu/clk_20
    SLICE_X1Y66          FDRE                                         r  gpu/y_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_clk_wiz_0

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.577ns (16.265%)  route 8.118ns (83.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.438     9.695    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.577ns (16.265%)  route 8.118ns (83.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.438     9.695    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.266ns (20.885%)  route 1.007ns (79.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.007     1.228    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.273 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     1.273    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.568%)  route 1.027ns (79.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.184     1.293    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.862    -0.827    vga_contoller_inst/v/clk_25
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.568%)  route 1.027ns (79.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.184     1.293    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.862    -0.827    vga_contoller_inst/v/clk_25
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_clk_wiz_0_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.988ns  (logic 1.577ns (15.787%)  route 8.411ns (84.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.732     9.988    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.507    -1.489    vga_contoller_inst/v/clk_25
    SLICE_X0Y60          FDRE                                         r  vga_contoller_inst/v/xc_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.577ns (16.265%)  route 8.118ns (83.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.438     9.695    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.577ns (16.265%)  route 8.118ns (83.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.438     9.695    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X1Y61          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X3Y61          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 1.577ns (16.271%)  route 8.114ns (83.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        4.435     9.691    vga_contoller_inst/v/yc_reg[1]_0[0]
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          1.506    -1.490    vga_contoller_inst/v/clk_25
    SLICE_X2Y61          FDRE                                         r  vga_contoller_inst/v/yc_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.266ns (21.548%)  route 0.968ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.125     1.234    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X1Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.266ns (21.441%)  route 0.974ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.131     1.240    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.861    -0.828    vga_contoller_inst/v/clk_25
    SLICE_X2Y60          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/vga_ready_out_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.266ns (20.885%)  route 1.007ns (79.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.007     1.228    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.273 r  vga_contoller_inst/v/vga_ready_out_25_i_1/O
                         net (fo=1, routed)           0.000     1.273    vga_contoller_inst/v_n_2
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.830    vga_contoller_inst/clk_25
    SLICE_X2Y62          FDRE                                         r  vga_contoller_inst/vga_ready_out_25_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.568%)  route 1.027ns (79.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.184     1.293    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.862    -0.827    vga_contoller_inst/v/clk_25
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/xc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.266ns (20.568%)  route 1.027ns (79.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          0.843     1.064    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X3Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  vga_contoller_inst/v/xc_next[9]_i_1/O
                         net (fo=10, routed)          0.184     1.293    vga_contoller_inst/v/xc_next[9]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=63, routed)          0.862    -0.827    vga_contoller_inst/v/clk_25
    SLICE_X0Y59          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0

Max Delay          1545 Endpoints
Min Delay          1545 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_ndc_v2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 1.577ns (12.366%)  route 11.175ns (87.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.495    12.751    gpu/vs1/SR[0]
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.426    -1.570    gpu/vs1/clk_40
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_ndc_v2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 1.577ns (12.366%)  route 11.175ns (87.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.495    12.751    gpu/vs1/SR[0]
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.426    -1.570    gpu/vs1/clk_40
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X43Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X43Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_clip_v0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.577ns (12.721%)  route 10.819ns (87.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.140    12.396    gpu/vs1/SR[0]
    SLICE_X46Y96         FDRE                                         r  gpu/vs1/x_clip_v0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    -1.558    gpu/vs1/clk_40
    SLICE_X46Y96         FDRE                                         r  gpu/vs1/x_clip_v0_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_clip_v1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.577ns (12.721%)  route 10.819ns (87.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.140    12.396    gpu/vs1/SR[0]
    SLICE_X47Y96         FDRE                                         r  gpu/vs1/x_clip_v1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    -1.558    gpu/vs1/clk_40
    SLICE_X47Y96         FDRE                                         r  gpu/vs1/x_clip_v1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.266ns (14.847%)  route 1.525ns (85.153%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.525     1.746    gpu/vs1/mul/rst_n_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.791    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/mul/clk_40
    SLICE_X0Y86          FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/div2_b_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[36]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/div2_b_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[39]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0_1

Max Delay          1545 Endpoints
Min Delay          1545 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_ndc_v2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 1.577ns (12.366%)  route 11.175ns (87.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.495    12.751    gpu/vs1/SR[0]
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.426    -1.570    gpu/vs1/clk_40
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_ndc_v2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 1.577ns (12.366%)  route 11.175ns (87.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.495    12.751    gpu/vs1/SR[0]
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.426    -1.570    gpu/vs1/clk_40
    SLICE_X41Y80         FDRE                                         r  gpu/vs1/y_ndc_v2_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X43Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X43Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.577ns (12.644%)  route 10.894ns (87.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.215    12.471    gpu/vs1/SR[0]
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.427    -1.569    gpu/vs1/clk_40
    SLICE_X42Y81         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_clip_v0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.577ns (12.721%)  route 10.819ns (87.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.140    12.396    gpu/vs1/SR[0]
    SLICE_X46Y96         FDRE                                         r  gpu/vs1/x_clip_v0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    -1.558    gpu/vs1/clk_40
    SLICE_X46Y96         FDRE                                         r  gpu/vs1/x_clip_v0_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_clip_v1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.577ns (12.721%)  route 10.819ns (87.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.140    12.396    gpu/vs1/SR[0]
    SLICE_X47Y96         FDRE                                         r  gpu/vs1/x_clip_v1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.438    -1.558    gpu/vs1/clk_40
    SLICE_X47Y96         FDRE                                         r  gpu/vs1/x_clip_v1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_ndc_v0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.280ns  (logic 1.577ns (12.841%)  route 10.703ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          3.679     5.132    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.256 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        7.023    12.280    gpu/vs1/SR[0]
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.430    -1.566    gpu/vs1/clk_40
    SLICE_X41Y83         FDRE                                         r  gpu/vs1/x_ndc_v0_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.266ns (14.847%)  route 1.525ns (85.153%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.525     1.746    gpu/vs1/mul/rst_n_IBUF
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.791    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/mul/clk_40
    SLICE_X0Y86          FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/div2_b_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[36]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/div2_b_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X2Y86          FDRE                                         r  gpu/vs1/div2_b_reg[39]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/tmp_ei_mul2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.647%)  route 1.683ns (86.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.156     1.949    gpu/vs1/SR[0]
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.858    -0.831    gpu/vs1/clk_40
    SLICE_X3Y86          FDRE                                         r  gpu/vs1/tmp_ei_mul2_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e0_init_t2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.266ns (13.302%)  route 1.733ns (86.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=13, routed)          1.526     1.747    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=1588, routed)        0.207     1.999    gpu/vs1/SR[0]
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.856    -0.833    gpu/vs1/clk_40
    SLICE_X5Y85          FDRE                                         r  gpu/vs1/e0_init_t2_reg[16]/C





