[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112534 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 01 min 52 sec)
Tendency balance: 0.224564.
Warmup finished CPU 0 instructions: 20000000 cycles: 16189473 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 59 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16189473 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16189475 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 59 sec)
Tendency balance: 0.230652.
Simulation finished CPU 0 instructions: 10000002 cycles: 6580246 cumulative IPC: 1.52 (Simulation time: 00 hr 05 min 51 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6580246 cumulative IPC: 1.52 (Simulation time: 00 hr 05 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.52 instructions: 10000002 cycles: 6580246
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.8189 Average ROB Occupancy at Mispredict: 26.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.7941
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10952 HIT:      10841 MISS:        111 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10952 HIT:      10841 MISS:        111 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 310 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     883519 HIT:     656114 MISS:     227405 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6206 HIT:       2039 MISS:       4167 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     437774 HIT:     214866 MISS:     222908 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     439426 HIT:     439206 MISS:        220 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        113 HIT:          3 MISS:        110 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 14.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2009495 HIT:    2008975 MISS:        520 MSHR_MERGE:         52
cpu0->cpu0_L1I LOAD         ACCESS:    2009495 HIT:    2008975 MISS:        520 MSHR_MERGE:         52
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 38.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071467 HIT:     998055 MISS:    3073412 MSHR_MERGE:    2629786
cpu0->cpu0_L1D LOAD         ACCESS:      55286 HIT:      48149 MISS:       7137 M