{
  "testFile": {
    "id": "moore_fsm_style_medium",
    "filename": "10_moore_fsm_style_medium.vhd",
    "category": "style",
    "difficulty": "medium"
  },
  "groundTruth": {
    "issues": [
      {
        "id": "inconsistent_capitalization",
        "description": "Inconsistent capitalization: using uppercase for library names and signal names (IEEE, STD_LOGIC_1164, CLK) instead of lowercase",
        "lines": [
          { "start": 1, "end": 2 },
          { "start": 6, "end": 6 }
        ],
        "category": "style",
        "severity": "medium",
        "suggestions": [
          "Use lowercase for library names: 'library ieee;'",
          "Use lowercase for use clause: 'use ieee.std_logic_1164.all;'",
          "Use consistent lowercase for signal names: 'clk' instead of 'CLK'"
        ],
        "reasoning": "Modern VHDL style conventions prefer consistent lowercase for library names, package names, and signal identifiers for better readability and consistency."
      },
      {
        "id": "old_style_clock_edge",
        "description": "Old-style clock edge detection using 'event attribute instead of falling_edge function",
        "lines": [{ "start": 19, "end": 19 }],
        "category": "style",
        "severity": "medium",
        "suggestions": [
          "Use falling_edge(clk) instead of (CLK'event and CLK='0')",
          "Modern VHDL functions are more readable and less error-prone"
        ],
        "reasoning": "Using falling_edge(clk) is the modern, recommended approach for detecting falling clock edges. Old-style 'event checks are more verbose and prone to errors."
      },
      {
        "id": "missing_spaces",
        "description": "Missing spaces in process sensitivity list and around assignment operators",
        "lines": [{ "start": 39, "end": 45 }],
        "category": "style",
        "severity": "medium",
        "suggestions": [
          "Add spaces in sensitivity list: 'process(x0, x1, S0, S1, S2, S3)'",
          "Add spaces around assignment operators: 'D(0) <= S0' instead of 'D(0)<=S0'",
          "Add spaces around assignment operators: 'y1 <= S1' instead of 'y1<=S1'"
        ],
        "reasoning": "Spaces around operators and between items in lists improve code readability and follow VHDL style guidelines."
      }
    ],
    "metadata": {
      "totalIssues": 3,
      "criticalIssues": 0,
      "highIssues": 0,
      "mediumIssues": 3,
      "lowIssues": 0,
      "categories": ["style"]
    }
  }
}
