$date
	Fri Jun 13 11:55:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cu_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " count $end
$var wire 1 # q0 $end
$var wire 1 $ qm $end
$var wire 1 % rst_n $end
$var wire 1 & start $end
$var reg 8 ' c [7:0] $end
$var reg 4 ( next [3:0] $end
$var reg 4 ) state [3:0] $end
$var reg 1 * stop $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b0 )
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#5000
1!
#10000
0!
1%
#15000
1!
#20000
b1 (
0!
1&
#25000
b10 (
b1 '
b1 )
1!
#30000
b1 '
b10 (
0!
0&
#35000
b11 (
b10 '
b10 )
1!
#40000
0!
#45000
b100 (
b0 '
b11 )
1!
#50000
0!
#55000
b101 (
b10000 '
b100 )
1!
#60000
0!
#65000
b11 (
b100000 '
b101 )
1!
#70000
b100000 '
b11 (
0!
1#
#75000
b100 (
b1100 '
b11 )
1!
#80000
0!
#85000
b101 (
b10000 '
b100 )
1!
#90000
0!
#95000
b11 (
b100000 '
b101 )
1!
#100000
0!
#105000
b100 (
b1100 '
b11 )
1!
#110000
0!
#115000
b101 (
b10000 '
b100 )
1!
#120000
0!
#125000
b11 (
b100000 '
b101 )
1!
#130000
b100000 '
b11 (
0!
1$
0#
#135000
b100 (
b100 '
b11 )
1!
#140000
0!
#145000
b101 (
b10000 '
b100 )
1!
#150000
0!
#155000
b11 (
b100000 '
b101 )
1!
#160000
b0 '
b110 (
0!
1"
#165000
b111 (
b1000000 '
b110 )
1!
#170000
0!
#175000
b1000 (
b10000000 '
b111 )
1!
#180000
0!
#185000
b0 (
1*
b0 '
b1000 )
1!
#190000
0!
#195000
0*
b0 )
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
