{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729559046933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729559046933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FAC_P1 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"FAC_P1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729559046933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729559046981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729559046981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729559047374 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729559047405 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729559047483 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729559058210 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2 global CLKCTRL_G10 " "clk~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1729559058288 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729559058288 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729559058288 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA30 " "Refclk input I/O pad clk is placed onto PIN_AA30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1729559058288 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1729559058288 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1729559058288 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559058288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729559058288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729559058288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729559058288 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729559058288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729559058288 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729559058288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FAC_P1.sdc " "Synopsys Design Constraints File file not found: 'FAC_P1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729559058911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729559058911 ""}
{ "Warning" "WSTA_SCC_LOOP" "54 " "Found combinational loop of 54 nodes" { { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~3\|cin " "Node \"pwm_inst\|Add0~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~3\|cout " "Node \"pwm_inst\|Add0~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~7\|cin " "Node \"pwm_inst\|Add0~7\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~7\|sumout " "Node \"pwm_inst\|Add0~7\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[7\]~17\|dataa " "Node \"pwm_inst\|count\[7\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[7\]~17\|combout " "Node \"pwm_inst\|count\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~7\|datad " "Node \"pwm_inst\|Add0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~2\|datab " "Node \"pwm_inst\|Equal3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~2\|combout " "Node \"pwm_inst\|Equal3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~27\|datab " "Node \"pwm_inst\|Add0~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~27\|cout " "Node \"pwm_inst\|Add0~27\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~23\|cin " "Node \"pwm_inst\|Add0~23\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~23\|sumout " "Node \"pwm_inst\|Add0~23\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~23\|datad " "Node \"pwm_inst\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~23\|cout " "Node \"pwm_inst\|Add0~23\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~19\|cin " "Node \"pwm_inst\|Add0~19\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~19\|sumout " "Node \"pwm_inst\|Add0~19\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~19\|datad " "Node \"pwm_inst\|Add0~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~19\|cout " "Node \"pwm_inst\|Add0~19\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~15\|cin " "Node \"pwm_inst\|Add0~15\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~15\|sumout " "Node \"pwm_inst\|Add0~15\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~15\|datad " "Node \"pwm_inst\|Add0~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~15\|cout " "Node \"pwm_inst\|Add0~15\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~11\|cin " "Node \"pwm_inst\|Add0~11\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~11\|sumout " "Node \"pwm_inst\|Add0~11\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~11\|datad " "Node \"pwm_inst\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~11\|cout " "Node \"pwm_inst\|Add0~11\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|dataa " "Node \"pwm_inst\|Equal3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|combout " "Node \"pwm_inst\|Equal3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~2\|datac " "Node \"pwm_inst\|Equal3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|datab " "Node \"pwm_inst\|Equal3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|datac " "Node \"pwm_inst\|Equal3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|datad " "Node \"pwm_inst\|Equal3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~27\|sumout " "Node \"pwm_inst\|Add0~27\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|dataf " "Node \"pwm_inst\|Equal3~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~27\|dataf " "Node \"pwm_inst\|Add0~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~0\|datab " "Node \"pwm_inst\|Equal3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~0\|combout " "Node \"pwm_inst\|Equal3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[7\]~17\|datab " "Node \"pwm_inst\|count\[7\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[6\]~15\|datab " "Node \"pwm_inst\|count\[6\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[6\]~15\|combout " "Node \"pwm_inst\|count\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~2\|dataa " "Node \"pwm_inst\|Equal3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~3\|datad " "Node \"pwm_inst\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~3\|sumout " "Node \"pwm_inst\|Add0~3\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[6\]~15\|dataa " "Node \"pwm_inst\|count\[6\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~11\|datac " "Node \"pwm_inst\|Add0~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~15\|datab " "Node \"pwm_inst\|Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~19\|datab " "Node \"pwm_inst\|Add0~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~23\|datab " "Node \"pwm_inst\|Add0~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[0\]~16\|datab " "Node \"pwm_inst\|count\[0\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[0\]~16\|combout " "Node \"pwm_inst\|count\[0\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Equal3~1\|datae " "Node \"pwm_inst\|Equal3~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|count\[0\]~16\|datac " "Node \"pwm_inst\|count\[0\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""} { "Warning" "WSTA_SCC_NODE" "pwm_inst\|Add0~27\|datad " "Node \"pwm_inst\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729559058911 ""}  } { { "pwm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv" 36 -1 0 } } { "pwm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv" 23 -1 0 } } { "pwm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1729559058911 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729559058965 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1729559058965 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729559058965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729559058965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729559058965 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729559058965 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559059012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729559065919 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729559066153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559067371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729559068224 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729559068572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559068587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729559069749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729559075741 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729559075741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729559076136 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1729559076136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729559076136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559076136 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729559077173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729559077220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729559077534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729559077534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729559077833 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729559079828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/output_files/FAC_P1.fit.smsg " "Generated suppressed messages file C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/output_files/FAC_P1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729559080080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6212 " "Peak virtual memory: 6212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729559080521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:04:40 2024 " "Processing ended: Mon Oct 21 19:04:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729559080521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729559080521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729559080521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729559080521 ""}
