// Seed: 3474181295
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    module_0,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_28 = id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  always @(posedge -1'b0 & 1 or posedge id_4) begin : LABEL_0
    $signed(15);
    ;
  end
  logic [~  id_4 : -1] id_5;
  ;
  wire id_6;
  wire [1 'b0 : 1 'h0] id_7, id_8, id_9, id_10;
  logic id_11;
endmodule
