Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb 15 12:38:29 2019
| Host         : redbelly.sice.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.542        0.000                      0                   70        0.287        0.000                      0                   70        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.542        0.000                      0                   70        0.287        0.000                      0                   70        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.920%)  route 4.076ns (82.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.689    10.125    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X0Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[0]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[1]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.685    10.120    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[7]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    tog0/rel_tim0/tim0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.890ns (18.340%)  route 3.963ns (81.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.576    10.011    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.860    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y43          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.575    tog0/rel_tim0/tim0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.890ns (18.488%)  route 3.924ns (81.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.537     9.972    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.517    14.858    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.668    tog0/rel_tim0/tim0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.890ns (18.488%)  route 3.924ns (81.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          1.404     7.080    tog0/rel_tim0/tim0/state
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.204 r  tog0/rel_tim0/tim0/count[24]_i_10/O
                         net (fo=2, routed)           1.005     8.209    tog0/rel_tim0/tim0/count_reg[0]_1
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  tog0/rel_tim0/tim0/count[24]_i_3/O
                         net (fo=3, routed)           0.979     9.312    tog0/rel_tim0/tim0/count[24]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  tog0/rel_tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.537     9.972    tog0/rel_tim0/tim0/count[24]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.517    14.858    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[11]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.668    tog0/rel_tim0/tim0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tog0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    tog0/CLK
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tog0/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.199     1.839    tog0/rel_tim0/tim0/out[0]
    SLICE_X2Y38          LUT5 (Prop_lut5_I3_O)        0.045     1.884 r  tog0/rel_tim0/tim0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    tog0/rel_tim0_n_1
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/CLK
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.597    tog0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tog0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    tog0/CLK
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tog0/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.199     1.839    tog0/rel_tim0/tim0/in0[0]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  tog0/rel_tim0/tim0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    tog0/rel_tim0_n_2
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/CLK
    SLICE_X2Y38          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.596    tog0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.964%)  route 0.218ns (51.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.218     1.859    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.904 r  tog0/rel_tim0/tim0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.904    tog0/rel_tim0/tim0/nextCount[10]
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[10]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.584    tog0/rel_tim0/tim0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.437%)  route 0.232ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  tog0/rel_tim0/state_reg[0]/Q
                         net (fo=52, routed)          0.232     1.873    tog0/rel_tim0/state
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.918 r  tog0/rel_tim0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    tog0/rel_tim0/state[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    tog0/rel_tim0/CLK
    SLICE_X2Y42          FDRE                                         r  tog0/rel_tim0/state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.120     1.597    tog0/rel_tim0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.518%)  route 0.222ns (51.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.222     1.863    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.908 r  tog0/rel_tim0/tim0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.908    tog0/rel_tim0/tim0/nextCount[9]
    SLICE_X1Y40          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y40          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092     1.585    tog0/rel_tim0/tim0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.871%)  route 0.305ns (62.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    tog0/rel_tim0/tim0/CLK
    SLICE_X0Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  tog0/rel_tim0/tim0/count_reg[0]/Q
                         net (fo=3, routed)           0.148     1.765    tog0/rel_tim0/tim0/count[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  tog0/rel_tim0/tim0/count[0]_i_1/O
                         net (fo=1, routed)           0.157     1.967    tog0/rel_tim0/tim0/nextCount[0]
    SLICE_X0Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/rel_tim0/tim0/CLK
    SLICE_X0Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.061     1.537    tog0/rel_tim0/tim0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.213ns (37.631%)  route 0.353ns (62.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.353     1.994    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.049     2.043 r  tog0/rel_tim0/tim0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.043    tog0/rel_tim0/tim0/nextCount[7]
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.107     1.599    tog0/rel_tim0/tim0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.187%)  route 0.353ns (62.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.353     1.994    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.045     2.039 r  tog0/rel_tim0/tim0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.039    tog0/rel_tim0/tim0/nextCount[1]
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y38          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092     1.584    tog0/rel_tim0/tim0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.207ns (34.917%)  route 0.386ns (65.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.386     2.027    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.043     2.070 r  tog0/rel_tim0/tim0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.070    tog0/rel_tim0/tim0/nextCount[8]
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y39          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.599    tog0/rel_tim0/tim0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 tog0/rel_tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/rel_tim0/tim0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.209ns (35.687%)  route 0.377ns (64.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    tog0/rel_tim0/tim0/CLK
    SLICE_X2Y41          FDRE                                         r  tog0/rel_tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  tog0/rel_tim0/tim0/state_reg[0]/Q
                         net (fo=27, routed)          0.377     2.018    tog0/rel_tim0/tim0/state_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.045     2.063 r  tog0/rel_tim0/tim0/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.063    tog0/rel_tim0/tim0/nextCount[13]
    SLICE_X1Y41          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    tog0/rel_tim0/tim0/CLK
    SLICE_X1Y41          FDRE                                         r  tog0/rel_tim0/tim0/count_reg[13]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.584    tog0/rel_tim0/tim0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    tog0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    tog0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    tog0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    tog0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/rel_tim0/savedValue_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    tog0/rel_tim0/savedValue_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    tog0/rel_tim0/savedValue_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    tog0/rel_tim0/tim0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    tog0/rel_tim0/tim0/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    tog0/rel_tim0/tim0/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    tog0/rel_tim0/tim0/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    tog0/rel_tim0/savedValue_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    tog0/rel_tim0/savedValue_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    tog0/rel_tim0/savedValue_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    tog0/rel_tim0/savedValue_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    tog0/rel_tim0/savedValue_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    tog0/rel_tim0/savedValue_reg[22]/C



