

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov 13 15:47:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       opt2_unroll (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.60 ns|  4.054 ns|     1.51 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50210|    50210|  0.281 ms|  0.281 ms|  50211|  50211|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_20_2  |    50208|    50208|        34|          1|          1|  50176|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    677|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  211|   23604|  30450|    -|
|Memory           |       84|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|    9125|   1536|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       84|  212|   32729|  32735|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       30|   96|      30|     61|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U2   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U3   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U4   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U5   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U6   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U7   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U8   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U9   |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U10  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U11  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U12  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U13  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U14  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U15  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U16  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U17  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U18  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U19  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U20  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U21  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U22  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U23  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U24  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U25  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U26  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U27  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U28  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U29  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U30  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U31  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U32  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U33  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U34  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U35  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U36  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U37  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U38  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U39  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U40  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U41  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U42  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U43    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U44    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U45    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U46    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U47    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U48    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U49    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U50    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U51    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U52    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U53    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U54    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U55    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U56    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U57    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U58    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U59    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U60    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U61    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U62    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U63    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U64    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U65    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U66    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U67    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U68    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U69    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U70    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U71    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U72    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U73    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U74    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U75    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U76    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U77    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U78    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U79    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U80    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U81    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U82    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U83    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U84    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    |mul_10s_10s_10_3_1_U85               |mul_10s_10s_10_3_1               |        0|   1|    0|    0|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                 |        0| 211|23604|30450|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_11ns_12ns_23_4_1_U86  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory              |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL22cos_coefficients_table_0_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_1_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_2_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_3_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_4_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_5_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_6_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_7_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_8_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_9_U   |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_10_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_11_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_12_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_13_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_14_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_15_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_16_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_17_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_18_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_19_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22cos_coefficients_table_20_U  |p_ZL22cos_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_0_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_1_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_2_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_3_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_4_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_5_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_6_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_7_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_8_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_9_U   |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_10_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_11_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_12_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_13_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_14_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_15_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_16_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_17_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_18_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_19_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL22sin_coefficients_table_20_U  |p_ZL22sin_coefficients_table_0_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                              |                                            |       84|  0|   0|    0| 43008| 1344|    42|      1376256|
    +-----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_1897_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln18_fu_1869_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln20_fu_1929_p2       |         +|   0|  0|  12|          11|           5|
    |index10_fu_2047_p2        |         +|   0|  0|  13|          10|          10|
    |index11_fu_2062_p2        |         +|   0|  0|  13|          10|          10|
    |index12_fu_2066_p2        |         +|   0|  0|  13|          10|          10|
    |index13_fu_2081_p2        |         +|   0|  0|  13|          10|          10|
    |index14_fu_2085_p2        |         +|   0|  0|  13|          10|          10|
    |index15_fu_2100_p2        |         +|   0|  0|  13|          10|          10|
    |index16_fu_2104_p2        |         +|   0|  0|  13|          10|          10|
    |index17_fu_2124_p2        |         +|   0|  0|  13|          10|          10|
    |index18_fu_2128_p2        |         +|   0|  0|  13|          10|          10|
    |index19_fu_2143_p2        |         +|   0|  0|  13|          10|          10|
    |index1_fu_1967_p2         |         +|   0|  0|  13|          10|          10|
    |index20_fu_2147_p2        |         +|   0|  0|  13|          10|          10|
    |index2_fu_1971_p2         |         +|   0|  0|  13|          10|          10|
    |index3_fu_1981_p2         |         +|   0|  0|  13|          10|          10|
    |index4_fu_1985_p2         |         +|   0|  0|  13|          10|          10|
    |index5_fu_2005_p2         |         +|   0|  0|  13|          10|          10|
    |index6_fu_2009_p2         |         +|   0|  0|  13|          10|          10|
    |index7_fu_2024_p2         |         +|   0|  0|  13|          10|          10|
    |index8_fu_2028_p2         |         +|   0|  0|  13|          10|          10|
    |index9_fu_2043_p2         |         +|   0|  0|  13|          10|          10|
    |ap_condition_3261         |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_1863_p2      |      icmp|   0|  0|  13|          16|          15|
    |icmp_ln78_fu_1923_p2      |      icmp|   0|  0|  11|          11|          10|
    |grp_fu_1637_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1641_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1645_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1649_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1653_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1657_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1661_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1665_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1669_p1            |    select|   0|  0|  32|           1|           1|
    |grp_fu_1673_p1            |    select|   0|  0|  32|           1|           1|
    |select_ln18_1_fu_1903_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln18_fu_1889_p3    |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 677|         279|         257|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_k_load               |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load               |   9|          2|   11|         22|
    |indvar_flatten_fu_240                 |   9|          2|   16|         32|
    |k_fu_232                              |   9|          2|   11|         22|
    |n_fu_236                              |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   78|        156|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add10_reg_4286                                 |  32|   0|   32|          0|
    |add11_reg_4291                                 |  32|   0|   32|          0|
    |add12_reg_4296                                 |  32|   0|   32|          0|
    |add13_reg_4301                                 |  32|   0|   32|          0|
    |add14_reg_4306                                 |  32|   0|   32|          0|
    |add15_reg_4311                                 |  32|   0|   32|          0|
    |add16_reg_4316                                 |  32|   0|   32|          0|
    |add17_reg_4321                                 |  32|   0|   32|          0|
    |add18_reg_4326                                 |  32|   0|   32|          0|
    |add19_reg_4331                                 |  32|   0|   32|          0|
    |add1_reg_4121                                  |  32|   0|   32|          0|
    |add20_reg_4336                                 |  32|   0|   32|          0|
    |add21_reg_4341                                 |  32|   0|   32|          0|
    |add22_reg_4346                                 |  32|   0|   32|          0|
    |add23_reg_4351                                 |  32|   0|   32|          0|
    |add24_reg_4356                                 |  32|   0|   32|          0|
    |add25_reg_4361                                 |  32|   0|   32|          0|
    |add26_reg_4366                                 |  32|   0|   32|          0|
    |add27_reg_4371                                 |  32|   0|   32|          0|
    |add28_reg_4376                                 |  32|   0|   32|          0|
    |add29_reg_4381                                 |  32|   0|   32|          0|
    |add2_reg_4206                                  |  32|   0|   32|          0|
    |add30_reg_4386                                 |  32|   0|   32|          0|
    |add31_reg_4391                                 |  32|   0|   32|          0|
    |add32_reg_4396                                 |  32|   0|   32|          0|
    |add33_reg_4401                                 |  32|   0|   32|          0|
    |add34_reg_4406                                 |  32|   0|   32|          0|
    |add35_reg_4411                                 |  32|   0|   32|          0|
    |add36_reg_4416                                 |  32|   0|   32|          0|
    |add37_reg_4421                                 |  32|   0|   32|          0|
    |add38_reg_4426                                 |  32|   0|   32|          0|
    |add39_reg_4431                                 |  32|   0|   32|          0|
    |add3_reg_4211                                  |  32|   0|   32|          0|
    |add40_reg_4436                                 |  32|   0|   32|          0|
    |add41_reg_4441                                 |  32|   0|   32|          0|
    |add4_reg_4216                                  |  32|   0|   32|          0|
    |add5_reg_4221                                  |  32|   0|   32|          0|
    |add6_reg_4266                                  |  32|   0|   32|          0|
    |add7_reg_4271                                  |  32|   0|   32|          0|
    |add8_reg_4276                                  |  32|   0|   32|          0|
    |add9_reg_4281                                  |  32|   0|   32|          0|
    |add_reg_4116                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |   1|   0|    1|          0|
    |bitcast_ln18_reg_2747                          |  32|   0|   32|          0|
    |icmp_ln78_reg_2650                             |   1|   0|    1|          0|
    |imag_op_0_addr_reg_3109                        |   6|   0|    6|          0|
    |imag_op_0_load_reg_3181                        |  32|   0|   32|          0|
    |imag_op_10_addr_reg_3680                       |   6|   0|    6|          0|
    |imag_op_10_load_reg_3741                       |  32|   0|   32|          0|
    |imag_op_11_addr_reg_3752                       |   6|   0|    6|          0|
    |imag_op_11_load_reg_3805                       |  32|   0|   32|          0|
    |imag_op_12_addr_reg_3764                       |   6|   0|    6|          0|
    |imag_op_12_load_reg_3825                       |  32|   0|   32|          0|
    |imag_op_13_addr_reg_3836                       |   6|   0|    6|          0|
    |imag_op_13_load_reg_3889                       |  32|   0|   32|          0|
    |imag_op_14_addr_reg_3848                       |   6|   0|    6|          0|
    |imag_op_14_load_reg_3909                       |  32|   0|   32|          0|
    |imag_op_15_addr_reg_3920                       |   6|   0|    6|          0|
    |imag_op_15_load_reg_4021                       |  32|   0|   32|          0|
    |imag_op_16_addr_reg_3932                       |   6|   0|    6|          0|
    |imag_op_16_load_reg_4041                       |  32|   0|   32|          0|
    |imag_op_17_addr_reg_3944                       |   6|   0|    6|          0|
    |imag_op_17_load_reg_4101                       |  32|   0|   32|          0|
    |imag_op_18_addr_reg_3956                       |   6|   0|    6|          0|
    |imag_op_18_load_reg_4111                       |  32|   0|   32|          0|
    |imag_op_19_addr_reg_3968                       |   6|   0|    6|          0|
    |imag_op_19_load_reg_4191                       |  32|   0|   32|          0|
    |imag_op_1_addr_reg_3192                        |   6|   0|    6|          0|
    |imag_op_1_load_reg_3285                        |  32|   0|   32|          0|
    |imag_op_20_addr_reg_3980                       |   6|   0|    6|          0|
    |imag_op_20_load_reg_4201                       |  32|   0|   32|          0|
    |imag_op_2_addr_reg_3204                        |   6|   0|    6|          0|
    |imag_op_2_load_reg_3305                        |  32|   0|   32|          0|
    |imag_op_3_addr_reg_3316                        |   6|   0|    6|          0|
    |imag_op_3_load_reg_3409                        |  32|   0|   32|          0|
    |imag_op_4_addr_reg_3328                        |   6|   0|    6|          0|
    |imag_op_4_load_reg_3429                        |  32|   0|   32|          0|
    |imag_op_5_addr_reg_3440                        |   6|   0|    6|          0|
    |imag_op_5_load_reg_3533                        |  32|   0|   32|          0|
    |imag_op_6_addr_reg_3452                        |   6|   0|    6|          0|
    |imag_op_6_load_reg_3553                        |  32|   0|   32|          0|
    |imag_op_7_addr_reg_3564                        |   6|   0|    6|          0|
    |imag_op_7_load_reg_3637                        |  32|   0|   32|          0|
    |imag_op_8_addr_reg_3576                        |   6|   0|    6|          0|
    |imag_op_8_load_reg_3657                        |  32|   0|   32|          0|
    |imag_op_9_addr_reg_3668                        |   6|   0|    6|          0|
    |imag_op_9_load_reg_3721                        |  32|   0|   32|          0|
    |index0_reg_2664                                |  10|   0|   10|          0|
    |index10_reg_2900                               |  10|   0|   10|          0|
    |index11_reg_2946                               |  10|   0|   10|          0|
    |index12_reg_2951                               |  10|   0|   10|          0|
    |index13_reg_2997                               |  10|   0|   10|          0|
    |index14_reg_3002                               |  10|   0|   10|          0|
    |index15_reg_3048                               |  10|   0|   10|          0|
    |index16_reg_3053                               |  10|   0|   10|          0|
    |index17_reg_3155                               |  10|   0|   10|          0|
    |index18_reg_3160                               |  10|   0|   10|          0|
    |index19_reg_3250                               |  10|   0|   10|          0|
    |index1_reg_2680                                |  10|   0|   10|          0|
    |index20_reg_3255                               |  10|   0|   10|          0|
    |index2_reg_2685                                |  10|   0|   10|          0|
    |index3_reg_2706                                |  10|   0|   10|          0|
    |index4_reg_2711                                |  10|   0|   10|          0|
    |index5_reg_2793                                |  10|   0|   10|          0|
    |index6_reg_2798                                |  10|   0|   10|          0|
    |index7_reg_2844                                |  10|   0|   10|          0|
    |index8_reg_2849                                |  10|   0|   10|          0|
    |index9_reg_2895                                |  10|   0|   10|          0|
    |indvar_flatten_fu_240                          |  16|   0|   16|          0|
    |k_fu_232                                       |  11|   0|   11|          0|
    |mul10_reg_3518                                 |  32|   0|   32|          0|
    |mul11_reg_3528                                 |  32|   0|   32|          0|
    |mul12_reg_3538                                 |  32|   0|   32|          0|
    |mul13_reg_3548                                 |  32|   0|   32|          0|
    |mul14_reg_3622                                 |  32|   0|   32|          0|
    |mul15_reg_3632                                 |  32|   0|   32|          0|
    |mul16_reg_3642                                 |  32|   0|   32|          0|
    |mul17_reg_3652                                 |  32|   0|   32|          0|
    |mul18_reg_3706                                 |  32|   0|   32|          0|
    |mul19_reg_3716                                 |  32|   0|   32|          0|
    |mul1_reg_3176                                  |  32|   0|   32|          0|
    |mul20_reg_3726                                 |  32|   0|   32|          0|
    |mul21_reg_3736                                 |  32|   0|   32|          0|
    |mul22_reg_3790                                 |  32|   0|   32|          0|
    |mul23_reg_3800                                 |  32|   0|   32|          0|
    |mul24_reg_3810                                 |  32|   0|   32|          0|
    |mul25_reg_3820                                 |  32|   0|   32|          0|
    |mul26_reg_3874                                 |  32|   0|   32|          0|
    |mul27_reg_3884                                 |  32|   0|   32|          0|
    |mul28_reg_3894                                 |  32|   0|   32|          0|
    |mul29_reg_3904                                 |  32|   0|   32|          0|
    |mul2_reg_3270                                  |  32|   0|   32|          0|
    |mul30_reg_4006                                 |  32|   0|   32|          0|
    |mul31_reg_4016                                 |  32|   0|   32|          0|
    |mul3_reg_3280                                  |  32|   0|   32|          0|
    |mul4_reg_3290                                  |  32|   0|   32|          0|
    |mul5_reg_3300                                  |  32|   0|   32|          0|
    |mul6_reg_3394                                  |  32|   0|   32|          0|
    |mul7_reg_3404                                  |  32|   0|   32|          0|
    |mul8_reg_3414                                  |  32|   0|   32|          0|
    |mul9_reg_3424                                  |  32|   0|   32|          0|
    |mul_reg_3166                                   |  32|   0|   32|          0|
    |n_fu_236                                       |  11|   0|   11|          0|
    |p_ZL22cos_coefficients_table_0_load_reg_2717   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_10_load_reg_3018  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_11_load_reg_3115  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_12_load_reg_3125  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_13_load_reg_3210  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_14_load_reg_3220  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_15_load_reg_3334  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_16_load_reg_3344  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_17_load_reg_3458  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_18_load_reg_3468  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_19_load_reg_3582  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_1_load_reg_2804   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_20_load_reg_3592  |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_2_load_reg_2814   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_3_load_reg_2855   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_4_load_reg_2865   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_5_load_reg_2906   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_6_load_reg_2916   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_7_load_reg_2957   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_8_load_reg_2967   |  32|   0|   32|          0|
    |p_ZL22cos_coefficients_table_9_load_reg_3008   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_0_load_reg_2722   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_10_load_reg_3023  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_11_load_reg_3120  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_12_load_reg_3130  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_13_load_reg_3215  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_14_load_reg_3225  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_15_load_reg_3339  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_16_load_reg_3349  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_17_load_reg_3463  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_18_load_reg_3473  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_19_load_reg_3587  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_1_load_reg_2809   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_20_load_reg_3597  |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_2_load_reg_2819   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_3_load_reg_2860   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_4_load_reg_2870   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_5_load_reg_2911   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_6_load_reg_2921   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_7_load_reg_2962   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_8_load_reg_2972   |  32|   0|   32|          0|
    |p_ZL22sin_coefficients_table_9_load_reg_3013   |  32|   0|   32|          0|
    |real_op_0_addr_reg_3103                        |   6|   0|    6|          0|
    |real_op_0_load_reg_3171                        |  32|   0|   32|          0|
    |real_op_10_addr_reg_3674                       |   6|   0|    6|          0|
    |real_op_10_load_reg_3731                       |  32|   0|   32|          0|
    |real_op_11_addr_reg_3746                       |   6|   0|    6|          0|
    |real_op_11_load_reg_3795                       |  32|   0|   32|          0|
    |real_op_12_addr_reg_3758                       |   6|   0|    6|          0|
    |real_op_12_load_reg_3815                       |  32|   0|   32|          0|
    |real_op_13_addr_reg_3830                       |   6|   0|    6|          0|
    |real_op_13_load_reg_3879                       |  32|   0|   32|          0|
    |real_op_14_addr_reg_3842                       |   6|   0|    6|          0|
    |real_op_14_load_reg_3899                       |  32|   0|   32|          0|
    |real_op_15_addr_reg_3914                       |   6|   0|    6|          0|
    |real_op_15_load_reg_4011                       |  32|   0|   32|          0|
    |real_op_16_addr_reg_3926                       |   6|   0|    6|          0|
    |real_op_16_load_reg_4036                       |  32|   0|   32|          0|
    |real_op_17_addr_reg_3938                       |   6|   0|    6|          0|
    |real_op_17_load_reg_4096                       |  32|   0|   32|          0|
    |real_op_18_addr_reg_3950                       |   6|   0|    6|          0|
    |real_op_18_load_reg_4106                       |  32|   0|   32|          0|
    |real_op_19_addr_reg_3962                       |   6|   0|    6|          0|
    |real_op_19_load_reg_4186                       |  32|   0|   32|          0|
    |real_op_1_addr_reg_3186                        |   6|   0|    6|          0|
    |real_op_1_load_reg_3275                        |  32|   0|   32|          0|
    |real_op_20_addr_reg_3974                       |   6|   0|    6|          0|
    |real_op_20_load_reg_4196                       |  32|   0|   32|          0|
    |real_op_2_addr_reg_3198                        |   6|   0|    6|          0|
    |real_op_2_load_reg_3295                        |  32|   0|   32|          0|
    |real_op_3_addr_reg_3310                        |   6|   0|    6|          0|
    |real_op_3_load_reg_3399                        |  32|   0|   32|          0|
    |real_op_4_addr_reg_3322                        |   6|   0|    6|          0|
    |real_op_4_load_reg_3419                        |  32|   0|   32|          0|
    |real_op_5_addr_reg_3434                        |   6|   0|    6|          0|
    |real_op_5_load_reg_3523                        |  32|   0|   32|          0|
    |real_op_6_addr_reg_3446                        |   6|   0|    6|          0|
    |real_op_6_load_reg_3543                        |  32|   0|   32|          0|
    |real_op_7_addr_reg_3558                        |   6|   0|    6|          0|
    |real_op_7_load_reg_3627                        |  32|   0|   32|          0|
    |real_op_8_addr_reg_3570                        |   6|   0|    6|          0|
    |real_op_8_load_reg_3647                        |  32|   0|   32|          0|
    |real_op_9_addr_reg_3662                        |   6|   0|    6|          0|
    |real_op_9_load_reg_3711                        |  32|   0|   32|          0|
    |real_sample_load_reg_2701                      |  32|   0|   32|          0|
    |select_ln18_1_reg_2610                         |  11|   0|   11|          0|
    |temp_i16_reg_4031                              |  32|   0|   32|          0|
    |temp_i17_reg_4061                              |  32|   0|   32|          0|
    |temp_i18_reg_4071                              |  32|   0|   32|          0|
    |temp_i19_reg_4131                              |  32|   0|   32|          0|
    |temp_i20_reg_4141                              |  32|   0|   32|          0|
    |temp_r16_reg_4026                              |  32|   0|   32|          0|
    |temp_r17_reg_4056                              |  32|   0|   32|          0|
    |temp_r18_reg_4066                              |  32|   0|   32|          0|
    |temp_r19_reg_4126                              |  32|   0|   32|          0|
    |temp_r20_reg_4136                              |  32|   0|   32|          0|
    |tmp_1_reg_2670                                 |   7|   0|    7|          0|
    |trunc_ln18_reg_2615                            |  10|   0|   10|          0|
    |trunc_ln23_reg_2640                            |  10|   0|   10|          0|
    |zext_ln45_1_reg_3059                           |   7|   0|   64|         57|
    |bitcast_ln18_reg_2747                          |  64|  32|   32|          0|
    |icmp_ln78_reg_2650                             |  64|  32|    1|          0|
    |imag_op_0_addr_reg_3109                        |  64|  32|    6|          0|
    |imag_op_10_addr_reg_3680                       |  64|  32|    6|          0|
    |imag_op_11_addr_reg_3752                       |  64|  32|    6|          0|
    |imag_op_12_addr_reg_3764                       |  64|  32|    6|          0|
    |imag_op_13_addr_reg_3836                       |  64|  32|    6|          0|
    |imag_op_14_addr_reg_3848                       |  64|  32|    6|          0|
    |imag_op_15_addr_reg_3920                       |  64|  32|    6|          0|
    |imag_op_16_addr_reg_3932                       |  64|  32|    6|          0|
    |imag_op_17_addr_reg_3944                       |  64|  32|    6|          0|
    |imag_op_18_addr_reg_3956                       |  64|  32|    6|          0|
    |imag_op_19_addr_reg_3968                       |  64|  32|    6|          0|
    |imag_op_1_addr_reg_3192                        |  64|  32|    6|          0|
    |imag_op_20_addr_reg_3980                       |  64|  32|    6|          0|
    |imag_op_2_addr_reg_3204                        |  64|  32|    6|          0|
    |imag_op_3_addr_reg_3316                        |  64|  32|    6|          0|
    |imag_op_4_addr_reg_3328                        |  64|  32|    6|          0|
    |imag_op_5_addr_reg_3440                        |  64|  32|    6|          0|
    |imag_op_6_addr_reg_3452                        |  64|  32|    6|          0|
    |imag_op_7_addr_reg_3564                        |  64|  32|    6|          0|
    |imag_op_8_addr_reg_3576                        |  64|  32|    6|          0|
    |imag_op_9_addr_reg_3668                        |  64|  32|    6|          0|
    |real_op_0_addr_reg_3103                        |  64|  32|    6|          0|
    |real_op_10_addr_reg_3674                       |  64|  32|    6|          0|
    |real_op_11_addr_reg_3746                       |  64|  32|    6|          0|
    |real_op_12_addr_reg_3758                       |  64|  32|    6|          0|
    |real_op_13_addr_reg_3830                       |  64|  32|    6|          0|
    |real_op_14_addr_reg_3842                       |  64|  32|    6|          0|
    |real_op_15_addr_reg_3914                       |  64|  32|    6|          0|
    |real_op_16_addr_reg_3926                       |  64|  32|    6|          0|
    |real_op_17_addr_reg_3938                       |  64|  32|    6|          0|
    |real_op_18_addr_reg_3950                       |  64|  32|    6|          0|
    |real_op_19_addr_reg_3962                       |  64|  32|    6|          0|
    |real_op_1_addr_reg_3186                        |  64|  32|    6|          0|
    |real_op_20_addr_reg_3974                       |  64|  32|    6|          0|
    |real_op_2_addr_reg_3198                        |  64|  32|    6|          0|
    |real_op_3_addr_reg_3310                        |  64|  32|    6|          0|
    |real_op_4_addr_reg_3322                        |  64|  32|    6|          0|
    |real_op_5_addr_reg_3434                        |  64|  32|    6|          0|
    |real_op_6_addr_reg_3446                        |  64|  32|    6|          0|
    |real_op_7_addr_reg_3558                        |  64|  32|    6|          0|
    |real_op_8_addr_reg_3570                        |  64|  32|    6|          0|
    |real_op_9_addr_reg_3662                        |  64|  32|    6|          0|
    |select_ln18_1_reg_2610                         |  64|  32|   11|          0|
    |tmp_1_reg_2670                                 |  64|  32|    7|          0|
    |trunc_ln18_reg_2615                            |  64|  32|   10|          0|
    |zext_ln45_1_reg_3059                           |  64|  32|   64|         57|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |9125|1536| 6487|        114|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_0_address0    |  out|    6|   ap_memory|     real_op_0|         array|
|real_op_0_ce0         |  out|    1|   ap_memory|     real_op_0|         array|
|real_op_0_we0         |  out|    1|   ap_memory|     real_op_0|         array|
|real_op_0_d0          |  out|   32|   ap_memory|     real_op_0|         array|
|real_op_0_address1    |  out|    6|   ap_memory|     real_op_0|         array|
|real_op_0_ce1         |  out|    1|   ap_memory|     real_op_0|         array|
|real_op_0_q1          |   in|   32|   ap_memory|     real_op_0|         array|
|real_op_1_address0    |  out|    6|   ap_memory|     real_op_1|         array|
|real_op_1_ce0         |  out|    1|   ap_memory|     real_op_1|         array|
|real_op_1_we0         |  out|    1|   ap_memory|     real_op_1|         array|
|real_op_1_d0          |  out|   32|   ap_memory|     real_op_1|         array|
|real_op_1_address1    |  out|    6|   ap_memory|     real_op_1|         array|
|real_op_1_ce1         |  out|    1|   ap_memory|     real_op_1|         array|
|real_op_1_q1          |   in|   32|   ap_memory|     real_op_1|         array|
|real_op_2_address0    |  out|    6|   ap_memory|     real_op_2|         array|
|real_op_2_ce0         |  out|    1|   ap_memory|     real_op_2|         array|
|real_op_2_we0         |  out|    1|   ap_memory|     real_op_2|         array|
|real_op_2_d0          |  out|   32|   ap_memory|     real_op_2|         array|
|real_op_2_address1    |  out|    6|   ap_memory|     real_op_2|         array|
|real_op_2_ce1         |  out|    1|   ap_memory|     real_op_2|         array|
|real_op_2_q1          |   in|   32|   ap_memory|     real_op_2|         array|
|real_op_3_address0    |  out|    6|   ap_memory|     real_op_3|         array|
|real_op_3_ce0         |  out|    1|   ap_memory|     real_op_3|         array|
|real_op_3_we0         |  out|    1|   ap_memory|     real_op_3|         array|
|real_op_3_d0          |  out|   32|   ap_memory|     real_op_3|         array|
|real_op_3_address1    |  out|    6|   ap_memory|     real_op_3|         array|
|real_op_3_ce1         |  out|    1|   ap_memory|     real_op_3|         array|
|real_op_3_q1          |   in|   32|   ap_memory|     real_op_3|         array|
|real_op_4_address0    |  out|    6|   ap_memory|     real_op_4|         array|
|real_op_4_ce0         |  out|    1|   ap_memory|     real_op_4|         array|
|real_op_4_we0         |  out|    1|   ap_memory|     real_op_4|         array|
|real_op_4_d0          |  out|   32|   ap_memory|     real_op_4|         array|
|real_op_4_address1    |  out|    6|   ap_memory|     real_op_4|         array|
|real_op_4_ce1         |  out|    1|   ap_memory|     real_op_4|         array|
|real_op_4_q1          |   in|   32|   ap_memory|     real_op_4|         array|
|real_op_5_address0    |  out|    6|   ap_memory|     real_op_5|         array|
|real_op_5_ce0         |  out|    1|   ap_memory|     real_op_5|         array|
|real_op_5_we0         |  out|    1|   ap_memory|     real_op_5|         array|
|real_op_5_d0          |  out|   32|   ap_memory|     real_op_5|         array|
|real_op_5_address1    |  out|    6|   ap_memory|     real_op_5|         array|
|real_op_5_ce1         |  out|    1|   ap_memory|     real_op_5|         array|
|real_op_5_q1          |   in|   32|   ap_memory|     real_op_5|         array|
|real_op_6_address0    |  out|    6|   ap_memory|     real_op_6|         array|
|real_op_6_ce0         |  out|    1|   ap_memory|     real_op_6|         array|
|real_op_6_we0         |  out|    1|   ap_memory|     real_op_6|         array|
|real_op_6_d0          |  out|   32|   ap_memory|     real_op_6|         array|
|real_op_6_address1    |  out|    6|   ap_memory|     real_op_6|         array|
|real_op_6_ce1         |  out|    1|   ap_memory|     real_op_6|         array|
|real_op_6_q1          |   in|   32|   ap_memory|     real_op_6|         array|
|real_op_7_address0    |  out|    6|   ap_memory|     real_op_7|         array|
|real_op_7_ce0         |  out|    1|   ap_memory|     real_op_7|         array|
|real_op_7_we0         |  out|    1|   ap_memory|     real_op_7|         array|
|real_op_7_d0          |  out|   32|   ap_memory|     real_op_7|         array|
|real_op_7_address1    |  out|    6|   ap_memory|     real_op_7|         array|
|real_op_7_ce1         |  out|    1|   ap_memory|     real_op_7|         array|
|real_op_7_q1          |   in|   32|   ap_memory|     real_op_7|         array|
|real_op_8_address0    |  out|    6|   ap_memory|     real_op_8|         array|
|real_op_8_ce0         |  out|    1|   ap_memory|     real_op_8|         array|
|real_op_8_we0         |  out|    1|   ap_memory|     real_op_8|         array|
|real_op_8_d0          |  out|   32|   ap_memory|     real_op_8|         array|
|real_op_8_address1    |  out|    6|   ap_memory|     real_op_8|         array|
|real_op_8_ce1         |  out|    1|   ap_memory|     real_op_8|         array|
|real_op_8_q1          |   in|   32|   ap_memory|     real_op_8|         array|
|real_op_9_address0    |  out|    6|   ap_memory|     real_op_9|         array|
|real_op_9_ce0         |  out|    1|   ap_memory|     real_op_9|         array|
|real_op_9_we0         |  out|    1|   ap_memory|     real_op_9|         array|
|real_op_9_d0          |  out|   32|   ap_memory|     real_op_9|         array|
|real_op_9_address1    |  out|    6|   ap_memory|     real_op_9|         array|
|real_op_9_ce1         |  out|    1|   ap_memory|     real_op_9|         array|
|real_op_9_q1          |   in|   32|   ap_memory|     real_op_9|         array|
|real_op_10_address0   |  out|    6|   ap_memory|    real_op_10|         array|
|real_op_10_ce0        |  out|    1|   ap_memory|    real_op_10|         array|
|real_op_10_we0        |  out|    1|   ap_memory|    real_op_10|         array|
|real_op_10_d0         |  out|   32|   ap_memory|    real_op_10|         array|
|real_op_10_address1   |  out|    6|   ap_memory|    real_op_10|         array|
|real_op_10_ce1        |  out|    1|   ap_memory|    real_op_10|         array|
|real_op_10_q1         |   in|   32|   ap_memory|    real_op_10|         array|
|real_op_11_address0   |  out|    6|   ap_memory|    real_op_11|         array|
|real_op_11_ce0        |  out|    1|   ap_memory|    real_op_11|         array|
|real_op_11_we0        |  out|    1|   ap_memory|    real_op_11|         array|
|real_op_11_d0         |  out|   32|   ap_memory|    real_op_11|         array|
|real_op_11_address1   |  out|    6|   ap_memory|    real_op_11|         array|
|real_op_11_ce1        |  out|    1|   ap_memory|    real_op_11|         array|
|real_op_11_q1         |   in|   32|   ap_memory|    real_op_11|         array|
|real_op_12_address0   |  out|    6|   ap_memory|    real_op_12|         array|
|real_op_12_ce0        |  out|    1|   ap_memory|    real_op_12|         array|
|real_op_12_we0        |  out|    1|   ap_memory|    real_op_12|         array|
|real_op_12_d0         |  out|   32|   ap_memory|    real_op_12|         array|
|real_op_12_address1   |  out|    6|   ap_memory|    real_op_12|         array|
|real_op_12_ce1        |  out|    1|   ap_memory|    real_op_12|         array|
|real_op_12_q1         |   in|   32|   ap_memory|    real_op_12|         array|
|real_op_13_address0   |  out|    6|   ap_memory|    real_op_13|         array|
|real_op_13_ce0        |  out|    1|   ap_memory|    real_op_13|         array|
|real_op_13_we0        |  out|    1|   ap_memory|    real_op_13|         array|
|real_op_13_d0         |  out|   32|   ap_memory|    real_op_13|         array|
|real_op_13_address1   |  out|    6|   ap_memory|    real_op_13|         array|
|real_op_13_ce1        |  out|    1|   ap_memory|    real_op_13|         array|
|real_op_13_q1         |   in|   32|   ap_memory|    real_op_13|         array|
|real_op_14_address0   |  out|    6|   ap_memory|    real_op_14|         array|
|real_op_14_ce0        |  out|    1|   ap_memory|    real_op_14|         array|
|real_op_14_we0        |  out|    1|   ap_memory|    real_op_14|         array|
|real_op_14_d0         |  out|   32|   ap_memory|    real_op_14|         array|
|real_op_14_address1   |  out|    6|   ap_memory|    real_op_14|         array|
|real_op_14_ce1        |  out|    1|   ap_memory|    real_op_14|         array|
|real_op_14_q1         |   in|   32|   ap_memory|    real_op_14|         array|
|real_op_15_address0   |  out|    6|   ap_memory|    real_op_15|         array|
|real_op_15_ce0        |  out|    1|   ap_memory|    real_op_15|         array|
|real_op_15_we0        |  out|    1|   ap_memory|    real_op_15|         array|
|real_op_15_d0         |  out|   32|   ap_memory|    real_op_15|         array|
|real_op_15_address1   |  out|    6|   ap_memory|    real_op_15|         array|
|real_op_15_ce1        |  out|    1|   ap_memory|    real_op_15|         array|
|real_op_15_q1         |   in|   32|   ap_memory|    real_op_15|         array|
|real_op_16_address0   |  out|    6|   ap_memory|    real_op_16|         array|
|real_op_16_ce0        |  out|    1|   ap_memory|    real_op_16|         array|
|real_op_16_we0        |  out|    1|   ap_memory|    real_op_16|         array|
|real_op_16_d0         |  out|   32|   ap_memory|    real_op_16|         array|
|real_op_16_address1   |  out|    6|   ap_memory|    real_op_16|         array|
|real_op_16_ce1        |  out|    1|   ap_memory|    real_op_16|         array|
|real_op_16_q1         |   in|   32|   ap_memory|    real_op_16|         array|
|real_op_17_address0   |  out|    6|   ap_memory|    real_op_17|         array|
|real_op_17_ce0        |  out|    1|   ap_memory|    real_op_17|         array|
|real_op_17_we0        |  out|    1|   ap_memory|    real_op_17|         array|
|real_op_17_d0         |  out|   32|   ap_memory|    real_op_17|         array|
|real_op_17_address1   |  out|    6|   ap_memory|    real_op_17|         array|
|real_op_17_ce1        |  out|    1|   ap_memory|    real_op_17|         array|
|real_op_17_q1         |   in|   32|   ap_memory|    real_op_17|         array|
|real_op_18_address0   |  out|    6|   ap_memory|    real_op_18|         array|
|real_op_18_ce0        |  out|    1|   ap_memory|    real_op_18|         array|
|real_op_18_we0        |  out|    1|   ap_memory|    real_op_18|         array|
|real_op_18_d0         |  out|   32|   ap_memory|    real_op_18|         array|
|real_op_18_address1   |  out|    6|   ap_memory|    real_op_18|         array|
|real_op_18_ce1        |  out|    1|   ap_memory|    real_op_18|         array|
|real_op_18_q1         |   in|   32|   ap_memory|    real_op_18|         array|
|real_op_19_address0   |  out|    6|   ap_memory|    real_op_19|         array|
|real_op_19_ce0        |  out|    1|   ap_memory|    real_op_19|         array|
|real_op_19_we0        |  out|    1|   ap_memory|    real_op_19|         array|
|real_op_19_d0         |  out|   32|   ap_memory|    real_op_19|         array|
|real_op_19_address1   |  out|    6|   ap_memory|    real_op_19|         array|
|real_op_19_ce1        |  out|    1|   ap_memory|    real_op_19|         array|
|real_op_19_q1         |   in|   32|   ap_memory|    real_op_19|         array|
|real_op_20_address0   |  out|    6|   ap_memory|    real_op_20|         array|
|real_op_20_ce0        |  out|    1|   ap_memory|    real_op_20|         array|
|real_op_20_we0        |  out|    1|   ap_memory|    real_op_20|         array|
|real_op_20_d0         |  out|   32|   ap_memory|    real_op_20|         array|
|real_op_20_address1   |  out|    6|   ap_memory|    real_op_20|         array|
|real_op_20_ce1        |  out|    1|   ap_memory|    real_op_20|         array|
|real_op_20_q1         |   in|   32|   ap_memory|    real_op_20|         array|
|imag_op_0_address0    |  out|    6|   ap_memory|     imag_op_0|         array|
|imag_op_0_ce0         |  out|    1|   ap_memory|     imag_op_0|         array|
|imag_op_0_we0         |  out|    1|   ap_memory|     imag_op_0|         array|
|imag_op_0_d0          |  out|   32|   ap_memory|     imag_op_0|         array|
|imag_op_0_address1    |  out|    6|   ap_memory|     imag_op_0|         array|
|imag_op_0_ce1         |  out|    1|   ap_memory|     imag_op_0|         array|
|imag_op_0_q1          |   in|   32|   ap_memory|     imag_op_0|         array|
|imag_op_1_address0    |  out|    6|   ap_memory|     imag_op_1|         array|
|imag_op_1_ce0         |  out|    1|   ap_memory|     imag_op_1|         array|
|imag_op_1_we0         |  out|    1|   ap_memory|     imag_op_1|         array|
|imag_op_1_d0          |  out|   32|   ap_memory|     imag_op_1|         array|
|imag_op_1_address1    |  out|    6|   ap_memory|     imag_op_1|         array|
|imag_op_1_ce1         |  out|    1|   ap_memory|     imag_op_1|         array|
|imag_op_1_q1          |   in|   32|   ap_memory|     imag_op_1|         array|
|imag_op_2_address0    |  out|    6|   ap_memory|     imag_op_2|         array|
|imag_op_2_ce0         |  out|    1|   ap_memory|     imag_op_2|         array|
|imag_op_2_we0         |  out|    1|   ap_memory|     imag_op_2|         array|
|imag_op_2_d0          |  out|   32|   ap_memory|     imag_op_2|         array|
|imag_op_2_address1    |  out|    6|   ap_memory|     imag_op_2|         array|
|imag_op_2_ce1         |  out|    1|   ap_memory|     imag_op_2|         array|
|imag_op_2_q1          |   in|   32|   ap_memory|     imag_op_2|         array|
|imag_op_3_address0    |  out|    6|   ap_memory|     imag_op_3|         array|
|imag_op_3_ce0         |  out|    1|   ap_memory|     imag_op_3|         array|
|imag_op_3_we0         |  out|    1|   ap_memory|     imag_op_3|         array|
|imag_op_3_d0          |  out|   32|   ap_memory|     imag_op_3|         array|
|imag_op_3_address1    |  out|    6|   ap_memory|     imag_op_3|         array|
|imag_op_3_ce1         |  out|    1|   ap_memory|     imag_op_3|         array|
|imag_op_3_q1          |   in|   32|   ap_memory|     imag_op_3|         array|
|imag_op_4_address0    |  out|    6|   ap_memory|     imag_op_4|         array|
|imag_op_4_ce0         |  out|    1|   ap_memory|     imag_op_4|         array|
|imag_op_4_we0         |  out|    1|   ap_memory|     imag_op_4|         array|
|imag_op_4_d0          |  out|   32|   ap_memory|     imag_op_4|         array|
|imag_op_4_address1    |  out|    6|   ap_memory|     imag_op_4|         array|
|imag_op_4_ce1         |  out|    1|   ap_memory|     imag_op_4|         array|
|imag_op_4_q1          |   in|   32|   ap_memory|     imag_op_4|         array|
|imag_op_5_address0    |  out|    6|   ap_memory|     imag_op_5|         array|
|imag_op_5_ce0         |  out|    1|   ap_memory|     imag_op_5|         array|
|imag_op_5_we0         |  out|    1|   ap_memory|     imag_op_5|         array|
|imag_op_5_d0          |  out|   32|   ap_memory|     imag_op_5|         array|
|imag_op_5_address1    |  out|    6|   ap_memory|     imag_op_5|         array|
|imag_op_5_ce1         |  out|    1|   ap_memory|     imag_op_5|         array|
|imag_op_5_q1          |   in|   32|   ap_memory|     imag_op_5|         array|
|imag_op_6_address0    |  out|    6|   ap_memory|     imag_op_6|         array|
|imag_op_6_ce0         |  out|    1|   ap_memory|     imag_op_6|         array|
|imag_op_6_we0         |  out|    1|   ap_memory|     imag_op_6|         array|
|imag_op_6_d0          |  out|   32|   ap_memory|     imag_op_6|         array|
|imag_op_6_address1    |  out|    6|   ap_memory|     imag_op_6|         array|
|imag_op_6_ce1         |  out|    1|   ap_memory|     imag_op_6|         array|
|imag_op_6_q1          |   in|   32|   ap_memory|     imag_op_6|         array|
|imag_op_7_address0    |  out|    6|   ap_memory|     imag_op_7|         array|
|imag_op_7_ce0         |  out|    1|   ap_memory|     imag_op_7|         array|
|imag_op_7_we0         |  out|    1|   ap_memory|     imag_op_7|         array|
|imag_op_7_d0          |  out|   32|   ap_memory|     imag_op_7|         array|
|imag_op_7_address1    |  out|    6|   ap_memory|     imag_op_7|         array|
|imag_op_7_ce1         |  out|    1|   ap_memory|     imag_op_7|         array|
|imag_op_7_q1          |   in|   32|   ap_memory|     imag_op_7|         array|
|imag_op_8_address0    |  out|    6|   ap_memory|     imag_op_8|         array|
|imag_op_8_ce0         |  out|    1|   ap_memory|     imag_op_8|         array|
|imag_op_8_we0         |  out|    1|   ap_memory|     imag_op_8|         array|
|imag_op_8_d0          |  out|   32|   ap_memory|     imag_op_8|         array|
|imag_op_8_address1    |  out|    6|   ap_memory|     imag_op_8|         array|
|imag_op_8_ce1         |  out|    1|   ap_memory|     imag_op_8|         array|
|imag_op_8_q1          |   in|   32|   ap_memory|     imag_op_8|         array|
|imag_op_9_address0    |  out|    6|   ap_memory|     imag_op_9|         array|
|imag_op_9_ce0         |  out|    1|   ap_memory|     imag_op_9|         array|
|imag_op_9_we0         |  out|    1|   ap_memory|     imag_op_9|         array|
|imag_op_9_d0          |  out|   32|   ap_memory|     imag_op_9|         array|
|imag_op_9_address1    |  out|    6|   ap_memory|     imag_op_9|         array|
|imag_op_9_ce1         |  out|    1|   ap_memory|     imag_op_9|         array|
|imag_op_9_q1          |   in|   32|   ap_memory|     imag_op_9|         array|
|imag_op_10_address0   |  out|    6|   ap_memory|    imag_op_10|         array|
|imag_op_10_ce0        |  out|    1|   ap_memory|    imag_op_10|         array|
|imag_op_10_we0        |  out|    1|   ap_memory|    imag_op_10|         array|
|imag_op_10_d0         |  out|   32|   ap_memory|    imag_op_10|         array|
|imag_op_10_address1   |  out|    6|   ap_memory|    imag_op_10|         array|
|imag_op_10_ce1        |  out|    1|   ap_memory|    imag_op_10|         array|
|imag_op_10_q1         |   in|   32|   ap_memory|    imag_op_10|         array|
|imag_op_11_address0   |  out|    6|   ap_memory|    imag_op_11|         array|
|imag_op_11_ce0        |  out|    1|   ap_memory|    imag_op_11|         array|
|imag_op_11_we0        |  out|    1|   ap_memory|    imag_op_11|         array|
|imag_op_11_d0         |  out|   32|   ap_memory|    imag_op_11|         array|
|imag_op_11_address1   |  out|    6|   ap_memory|    imag_op_11|         array|
|imag_op_11_ce1        |  out|    1|   ap_memory|    imag_op_11|         array|
|imag_op_11_q1         |   in|   32|   ap_memory|    imag_op_11|         array|
|imag_op_12_address0   |  out|    6|   ap_memory|    imag_op_12|         array|
|imag_op_12_ce0        |  out|    1|   ap_memory|    imag_op_12|         array|
|imag_op_12_we0        |  out|    1|   ap_memory|    imag_op_12|         array|
|imag_op_12_d0         |  out|   32|   ap_memory|    imag_op_12|         array|
|imag_op_12_address1   |  out|    6|   ap_memory|    imag_op_12|         array|
|imag_op_12_ce1        |  out|    1|   ap_memory|    imag_op_12|         array|
|imag_op_12_q1         |   in|   32|   ap_memory|    imag_op_12|         array|
|imag_op_13_address0   |  out|    6|   ap_memory|    imag_op_13|         array|
|imag_op_13_ce0        |  out|    1|   ap_memory|    imag_op_13|         array|
|imag_op_13_we0        |  out|    1|   ap_memory|    imag_op_13|         array|
|imag_op_13_d0         |  out|   32|   ap_memory|    imag_op_13|         array|
|imag_op_13_address1   |  out|    6|   ap_memory|    imag_op_13|         array|
|imag_op_13_ce1        |  out|    1|   ap_memory|    imag_op_13|         array|
|imag_op_13_q1         |   in|   32|   ap_memory|    imag_op_13|         array|
|imag_op_14_address0   |  out|    6|   ap_memory|    imag_op_14|         array|
|imag_op_14_ce0        |  out|    1|   ap_memory|    imag_op_14|         array|
|imag_op_14_we0        |  out|    1|   ap_memory|    imag_op_14|         array|
|imag_op_14_d0         |  out|   32|   ap_memory|    imag_op_14|         array|
|imag_op_14_address1   |  out|    6|   ap_memory|    imag_op_14|         array|
|imag_op_14_ce1        |  out|    1|   ap_memory|    imag_op_14|         array|
|imag_op_14_q1         |   in|   32|   ap_memory|    imag_op_14|         array|
|imag_op_15_address0   |  out|    6|   ap_memory|    imag_op_15|         array|
|imag_op_15_ce0        |  out|    1|   ap_memory|    imag_op_15|         array|
|imag_op_15_we0        |  out|    1|   ap_memory|    imag_op_15|         array|
|imag_op_15_d0         |  out|   32|   ap_memory|    imag_op_15|         array|
|imag_op_15_address1   |  out|    6|   ap_memory|    imag_op_15|         array|
|imag_op_15_ce1        |  out|    1|   ap_memory|    imag_op_15|         array|
|imag_op_15_q1         |   in|   32|   ap_memory|    imag_op_15|         array|
|imag_op_16_address0   |  out|    6|   ap_memory|    imag_op_16|         array|
|imag_op_16_ce0        |  out|    1|   ap_memory|    imag_op_16|         array|
|imag_op_16_we0        |  out|    1|   ap_memory|    imag_op_16|         array|
|imag_op_16_d0         |  out|   32|   ap_memory|    imag_op_16|         array|
|imag_op_16_address1   |  out|    6|   ap_memory|    imag_op_16|         array|
|imag_op_16_ce1        |  out|    1|   ap_memory|    imag_op_16|         array|
|imag_op_16_q1         |   in|   32|   ap_memory|    imag_op_16|         array|
|imag_op_17_address0   |  out|    6|   ap_memory|    imag_op_17|         array|
|imag_op_17_ce0        |  out|    1|   ap_memory|    imag_op_17|         array|
|imag_op_17_we0        |  out|    1|   ap_memory|    imag_op_17|         array|
|imag_op_17_d0         |  out|   32|   ap_memory|    imag_op_17|         array|
|imag_op_17_address1   |  out|    6|   ap_memory|    imag_op_17|         array|
|imag_op_17_ce1        |  out|    1|   ap_memory|    imag_op_17|         array|
|imag_op_17_q1         |   in|   32|   ap_memory|    imag_op_17|         array|
|imag_op_18_address0   |  out|    6|   ap_memory|    imag_op_18|         array|
|imag_op_18_ce0        |  out|    1|   ap_memory|    imag_op_18|         array|
|imag_op_18_we0        |  out|    1|   ap_memory|    imag_op_18|         array|
|imag_op_18_d0         |  out|   32|   ap_memory|    imag_op_18|         array|
|imag_op_18_address1   |  out|    6|   ap_memory|    imag_op_18|         array|
|imag_op_18_ce1        |  out|    1|   ap_memory|    imag_op_18|         array|
|imag_op_18_q1         |   in|   32|   ap_memory|    imag_op_18|         array|
|imag_op_19_address0   |  out|    6|   ap_memory|    imag_op_19|         array|
|imag_op_19_ce0        |  out|    1|   ap_memory|    imag_op_19|         array|
|imag_op_19_we0        |  out|    1|   ap_memory|    imag_op_19|         array|
|imag_op_19_d0         |  out|   32|   ap_memory|    imag_op_19|         array|
|imag_op_19_address1   |  out|    6|   ap_memory|    imag_op_19|         array|
|imag_op_19_ce1        |  out|    1|   ap_memory|    imag_op_19|         array|
|imag_op_19_q1         |   in|   32|   ap_memory|    imag_op_19|         array|
|imag_op_20_address0   |  out|    6|   ap_memory|    imag_op_20|         array|
|imag_op_20_ce0        |  out|    1|   ap_memory|    imag_op_20|         array|
|imag_op_20_we0        |  out|    1|   ap_memory|    imag_op_20|         array|
|imag_op_20_d0         |  out|   32|   ap_memory|    imag_op_20|         array|
|imag_op_20_address1   |  out|    6|   ap_memory|    imag_op_20|         array|
|imag_op_20_ce1        |  out|    1|   ap_memory|    imag_op_20|         array|
|imag_op_20_q1         |   in|   32|   ap_memory|    imag_op_20|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 37 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 38 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [DFT/dft.cpp:5]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_0"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_4"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_5"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_6"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_7"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_8"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_9"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_10"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_11"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_12"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_13"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_14"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_15"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_16"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_17"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_18"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_19"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_20"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_0"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_1"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_2"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_3"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_4"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_5"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_6"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_7"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_8"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_9"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_10"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_11"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_12"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_13"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_14"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_15"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_16"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_17"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_18"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_19"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_20"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln18 = store i16 0, i16 %indvar_flatten" [DFT/dft.cpp:18]   --->   Operation 129 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %n" [DFT/dft.cpp:18]   --->   Operation 130 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %k" [DFT/dft.cpp:18]   --->   Operation 131 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body3" [DFT/dft.cpp:18]   --->   Operation 132 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [DFT/dft.cpp:18]   --->   Operation 133 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (2.42ns)   --->   "%icmp_ln18 = icmp_eq  i16 %indvar_flatten_load, i16 50176" [DFT/dft.cpp:18]   --->   Operation 134 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (2.07ns)   --->   "%add_ln18 = add i16 %indvar_flatten_load, i16 1" [DFT/dft.cpp:18]   --->   Operation 135 'add' 'add_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc439, void %for.end440" [DFT/dft.cpp:18]   --->   Operation 136 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%k_load = load i11 %k" [DFT/dft.cpp:18]   --->   Operation 137 'load' 'k_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%n_load = load i11 %n" [DFT/dft.cpp:18]   --->   Operation 138 'load' 'n_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %k_load, i32 10" [DFT/dft.cpp:20]   --->   Operation 139 'bitselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp, i11 0, i11 %k_load" [DFT/dft.cpp:18]   --->   Operation 140 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.63ns)   --->   "%add_ln18_1 = add i11 %n_load, i11 1" [DFT/dft.cpp:18]   --->   Operation 141 'add' 'add_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln18_1 = select i1 %tmp, i11 %add_ln18_1, i11 %n_load" [DFT/dft.cpp:18]   --->   Operation 142 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i11 %select_ln18_1" [DFT/dft.cpp:18]   --->   Operation 143 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i11 %select_ln18" [DFT/dft.cpp:23]   --->   Operation 144 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i11 %select_ln18" [DFT/dft.cpp:45]   --->   Operation 145 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 146 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 146 'mul' 'mul_ln45' <Predicate = (!icmp_ln18)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (1.88ns)   --->   "%icmp_ln78 = icmp_eq  i11 %select_ln18, i11 1008" [DFT/dft.cpp:78]   --->   Operation 147 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln18)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln20 = add i11 %select_ln18, i11 21" [DFT/dft.cpp:20]   --->   Operation 148 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln20 = store i16 %add_ln18, i16 %indvar_flatten" [DFT/dft.cpp:20]   --->   Operation 149 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln20 = store i11 %select_ln18_1, i11 %n" [DFT/dft.cpp:20]   --->   Operation 150 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln20 = store i11 %add_ln20, i11 %k" [DFT/dft.cpp:20]   --->   Operation 151 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 152 [3/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 152 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 153 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 154 [2/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 154 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 155 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 156 [1/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 156 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 157 'mul' 'mul_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln45, i32 16, i32 22" [DFT/dft.cpp:45]   --->   Operation 158 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %select_ln18_1" [DFT/dft.cpp:18]   --->   Operation 159 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %zext_ln18" [DFT/dft.cpp:18]   --->   Operation 160 'getelementptr' 'real_sample_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:18]   --->   Operation 161 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 162 [1/1] (1.73ns)   --->   "%index1 = add i10 %index0, i10 %trunc_ln18" [DFT/dft.cpp:24]   --->   Operation 162 'add' 'index1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.73ns)   --->   "%index2 = add i10 %index1, i10 %trunc_ln18" [DFT/dft.cpp:25]   --->   Operation 163 'add' 'index2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %index0" [DFT/dft.cpp:45]   --->   Operation 164 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_0_addr = getelementptr i32 %p_ZL22cos_coefficients_table_0, i64 0, i64 %zext_ln45" [DFT/dft.cpp:45]   --->   Operation 165 'getelementptr' 'p_ZL22cos_coefficients_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr" [DFT/dft.cpp:45]   --->   Operation 166 'load' 'p_ZL22cos_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_0_addr = getelementptr i32 %p_ZL22sin_coefficients_table_0, i64 0, i64 %zext_ln45" [DFT/dft.cpp:46]   --->   Operation 167 'getelementptr' 'p_ZL22sin_coefficients_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr" [DFT/dft.cpp:46]   --->   Operation 168 'load' 'p_ZL22sin_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.46>
ST_6 : Operation 169 [1/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:18]   --->   Operation 169 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 170 [1/1] (1.73ns)   --->   "%index3 = add i10 %index2, i10 %trunc_ln18" [DFT/dft.cpp:26]   --->   Operation 170 'add' 'index3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (1.73ns)   --->   "%index4 = add i10 %index3, i10 %trunc_ln18" [DFT/dft.cpp:27]   --->   Operation 171 'add' 'index4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr" [DFT/dft.cpp:45]   --->   Operation 172 'load' 'p_ZL22cos_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr" [DFT/dft.cpp:46]   --->   Operation 173 'load' 'p_ZL22sin_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %index1" [DFT/dft.cpp:47]   --->   Operation 174 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_1_addr = getelementptr i32 %p_ZL22cos_coefficients_table_1, i64 0, i64 %zext_ln47" [DFT/dft.cpp:47]   --->   Operation 175 'getelementptr' 'p_ZL22cos_coefficients_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr" [DFT/dft.cpp:47]   --->   Operation 176 'load' 'p_ZL22cos_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_1_addr = getelementptr i32 %p_ZL22sin_coefficients_table_1, i64 0, i64 %zext_ln47" [DFT/dft.cpp:48]   --->   Operation 177 'getelementptr' 'p_ZL22sin_coefficients_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr" [DFT/dft.cpp:48]   --->   Operation 178 'load' 'p_ZL22sin_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %index2" [DFT/dft.cpp:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_2_addr = getelementptr i32 %p_ZL22cos_coefficients_table_2, i64 0, i64 %zext_ln49" [DFT/dft.cpp:49]   --->   Operation 180 'getelementptr' 'p_ZL22cos_coefficients_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr" [DFT/dft.cpp:49]   --->   Operation 181 'load' 'p_ZL22cos_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_2_addr = getelementptr i32 %p_ZL22sin_coefficients_table_2, i64 0, i64 %zext_ln49" [DFT/dft.cpp:50]   --->   Operation 182 'getelementptr' 'p_ZL22sin_coefficients_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr" [DFT/dft.cpp:50]   --->   Operation 183 'load' 'p_ZL22sin_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %real_sample_load" [DFT/dft.cpp:18]   --->   Operation 184 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.73ns)   --->   "%index5 = add i10 %index4, i10 %trunc_ln18" [DFT/dft.cpp:28]   --->   Operation 185 'add' 'index5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (1.73ns)   --->   "%index6 = add i10 %index5, i10 %trunc_ln18" [DFT/dft.cpp:29]   --->   Operation 186 'add' 'index6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [7/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 187 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [7/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 188 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr" [DFT/dft.cpp:47]   --->   Operation 189 'load' 'p_ZL22cos_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr" [DFT/dft.cpp:48]   --->   Operation 190 'load' 'p_ZL22sin_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr" [DFT/dft.cpp:49]   --->   Operation 191 'load' 'p_ZL22cos_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 192 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr" [DFT/dft.cpp:50]   --->   Operation 192 'load' 'p_ZL22sin_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %index3" [DFT/dft.cpp:51]   --->   Operation 193 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_3_addr = getelementptr i32 %p_ZL22cos_coefficients_table_3, i64 0, i64 %zext_ln51" [DFT/dft.cpp:51]   --->   Operation 194 'getelementptr' 'p_ZL22cos_coefficients_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr" [DFT/dft.cpp:51]   --->   Operation 195 'load' 'p_ZL22cos_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_3_addr = getelementptr i32 %p_ZL22sin_coefficients_table_3, i64 0, i64 %zext_ln51" [DFT/dft.cpp:52]   --->   Operation 196 'getelementptr' 'p_ZL22sin_coefficients_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr" [DFT/dft.cpp:52]   --->   Operation 197 'load' 'p_ZL22sin_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %index4" [DFT/dft.cpp:53]   --->   Operation 198 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_4_addr = getelementptr i32 %p_ZL22cos_coefficients_table_4, i64 0, i64 %zext_ln53" [DFT/dft.cpp:53]   --->   Operation 199 'getelementptr' 'p_ZL22cos_coefficients_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr" [DFT/dft.cpp:53]   --->   Operation 200 'load' 'p_ZL22cos_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_4_addr = getelementptr i32 %p_ZL22sin_coefficients_table_4, i64 0, i64 %zext_ln53" [DFT/dft.cpp:54]   --->   Operation 201 'getelementptr' 'p_ZL22sin_coefficients_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr" [DFT/dft.cpp:54]   --->   Operation 202 'load' 'p_ZL22sin_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.77>
ST_8 : Operation 203 [1/1] (1.73ns)   --->   "%index7 = add i10 %index6, i10 %trunc_ln18" [DFT/dft.cpp:30]   --->   Operation 203 'add' 'index7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (1.73ns)   --->   "%index8 = add i10 %index7, i10 %trunc_ln18" [DFT/dft.cpp:31]   --->   Operation 204 'add' 'index8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [6/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 205 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [6/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 206 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [7/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 207 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [7/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 208 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [7/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 209 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [7/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 210 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr" [DFT/dft.cpp:51]   --->   Operation 211 'load' 'p_ZL22cos_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 212 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr" [DFT/dft.cpp:52]   --->   Operation 212 'load' 'p_ZL22sin_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 213 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr" [DFT/dft.cpp:53]   --->   Operation 213 'load' 'p_ZL22cos_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 214 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr" [DFT/dft.cpp:54]   --->   Operation 214 'load' 'p_ZL22sin_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %index5" [DFT/dft.cpp:55]   --->   Operation 215 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_5_addr = getelementptr i32 %p_ZL22cos_coefficients_table_5, i64 0, i64 %zext_ln55" [DFT/dft.cpp:55]   --->   Operation 216 'getelementptr' 'p_ZL22cos_coefficients_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr" [DFT/dft.cpp:55]   --->   Operation 217 'load' 'p_ZL22cos_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_5_addr = getelementptr i32 %p_ZL22sin_coefficients_table_5, i64 0, i64 %zext_ln55" [DFT/dft.cpp:56]   --->   Operation 218 'getelementptr' 'p_ZL22sin_coefficients_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr" [DFT/dft.cpp:56]   --->   Operation 219 'load' 'p_ZL22sin_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %index6" [DFT/dft.cpp:57]   --->   Operation 220 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_6_addr = getelementptr i32 %p_ZL22cos_coefficients_table_6, i64 0, i64 %zext_ln57" [DFT/dft.cpp:57]   --->   Operation 221 'getelementptr' 'p_ZL22cos_coefficients_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr" [DFT/dft.cpp:57]   --->   Operation 222 'load' 'p_ZL22cos_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_6_addr = getelementptr i32 %p_ZL22sin_coefficients_table_6, i64 0, i64 %zext_ln57" [DFT/dft.cpp:58]   --->   Operation 223 'getelementptr' 'p_ZL22sin_coefficients_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr" [DFT/dft.cpp:58]   --->   Operation 224 'load' 'p_ZL22sin_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.77>
ST_9 : Operation 225 [1/1] (1.73ns)   --->   "%index9 = add i10 %index8, i10 %trunc_ln18" [DFT/dft.cpp:32]   --->   Operation 225 'add' 'index9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (1.73ns)   --->   "%index10 = add i10 %index9, i10 %trunc_ln18" [DFT/dft.cpp:33]   --->   Operation 226 'add' 'index10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [5/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 227 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [5/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 228 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [6/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 229 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [6/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 230 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [6/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 231 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [6/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 232 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [7/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 233 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [7/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 234 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [7/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 235 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [7/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 236 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr" [DFT/dft.cpp:55]   --->   Operation 237 'load' 'p_ZL22cos_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 238 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr" [DFT/dft.cpp:56]   --->   Operation 238 'load' 'p_ZL22sin_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 239 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr" [DFT/dft.cpp:57]   --->   Operation 239 'load' 'p_ZL22cos_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 240 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr" [DFT/dft.cpp:58]   --->   Operation 240 'load' 'p_ZL22sin_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i10 %index7" [DFT/dft.cpp:59]   --->   Operation 241 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_7_addr = getelementptr i32 %p_ZL22cos_coefficients_table_7, i64 0, i64 %zext_ln59" [DFT/dft.cpp:59]   --->   Operation 242 'getelementptr' 'p_ZL22cos_coefficients_table_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr" [DFT/dft.cpp:59]   --->   Operation 243 'load' 'p_ZL22cos_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_7_addr = getelementptr i32 %p_ZL22sin_coefficients_table_7, i64 0, i64 %zext_ln59" [DFT/dft.cpp:60]   --->   Operation 244 'getelementptr' 'p_ZL22sin_coefficients_table_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr" [DFT/dft.cpp:60]   --->   Operation 245 'load' 'p_ZL22sin_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i10 %index8" [DFT/dft.cpp:61]   --->   Operation 246 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_8_addr = getelementptr i32 %p_ZL22cos_coefficients_table_8, i64 0, i64 %zext_ln61" [DFT/dft.cpp:61]   --->   Operation 247 'getelementptr' 'p_ZL22cos_coefficients_table_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr" [DFT/dft.cpp:61]   --->   Operation 248 'load' 'p_ZL22cos_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_8_addr = getelementptr i32 %p_ZL22sin_coefficients_table_8, i64 0, i64 %zext_ln61" [DFT/dft.cpp:62]   --->   Operation 249 'getelementptr' 'p_ZL22sin_coefficients_table_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr" [DFT/dft.cpp:62]   --->   Operation 250 'load' 'p_ZL22sin_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.77>
ST_10 : Operation 251 [1/1] (1.73ns)   --->   "%index11 = add i10 %index10, i10 %trunc_ln18" [DFT/dft.cpp:34]   --->   Operation 251 'add' 'index11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (1.73ns)   --->   "%index12 = add i10 %index11, i10 %trunc_ln18" [DFT/dft.cpp:35]   --->   Operation 252 'add' 'index12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [4/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 253 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [4/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 254 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [5/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 255 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [5/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 256 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [5/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 257 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [5/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 258 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [6/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 259 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [6/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 260 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [6/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 261 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [6/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 262 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [7/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 263 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [7/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 264 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [7/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 265 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [7/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 266 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr" [DFT/dft.cpp:59]   --->   Operation 267 'load' 'p_ZL22cos_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 268 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr" [DFT/dft.cpp:60]   --->   Operation 268 'load' 'p_ZL22sin_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 269 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr" [DFT/dft.cpp:61]   --->   Operation 269 'load' 'p_ZL22cos_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 270 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr" [DFT/dft.cpp:62]   --->   Operation 270 'load' 'p_ZL22sin_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %index9" [DFT/dft.cpp:63]   --->   Operation 271 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_9_addr = getelementptr i32 %p_ZL22cos_coefficients_table_9, i64 0, i64 %zext_ln63" [DFT/dft.cpp:63]   --->   Operation 272 'getelementptr' 'p_ZL22cos_coefficients_table_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr" [DFT/dft.cpp:63]   --->   Operation 273 'load' 'p_ZL22cos_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_9_addr = getelementptr i32 %p_ZL22sin_coefficients_table_9, i64 0, i64 %zext_ln63" [DFT/dft.cpp:64]   --->   Operation 274 'getelementptr' 'p_ZL22sin_coefficients_table_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr" [DFT/dft.cpp:64]   --->   Operation 275 'load' 'p_ZL22sin_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %index10" [DFT/dft.cpp:65]   --->   Operation 276 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_10_addr = getelementptr i32 %p_ZL22cos_coefficients_table_10, i64 0, i64 %zext_ln65" [DFT/dft.cpp:65]   --->   Operation 277 'getelementptr' 'p_ZL22cos_coefficients_table_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr" [DFT/dft.cpp:65]   --->   Operation 278 'load' 'p_ZL22cos_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_10_addr = getelementptr i32 %p_ZL22sin_coefficients_table_10, i64 0, i64 %zext_ln65" [DFT/dft.cpp:66]   --->   Operation 279 'getelementptr' 'p_ZL22sin_coefficients_table_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr" [DFT/dft.cpp:66]   --->   Operation 280 'load' 'p_ZL22sin_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.77>
ST_11 : Operation 281 [1/1] (1.73ns)   --->   "%index13 = add i10 %index12, i10 %trunc_ln18" [DFT/dft.cpp:36]   --->   Operation 281 'add' 'index13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (1.73ns)   --->   "%index14 = add i10 %index13, i10 %trunc_ln18" [DFT/dft.cpp:37]   --->   Operation 282 'add' 'index14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [3/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 283 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [3/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 284 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [4/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 285 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [4/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 286 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [4/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 287 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [4/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 288 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [5/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 289 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [5/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 290 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [5/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 291 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [5/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 292 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [6/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 293 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [6/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 294 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [6/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 295 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [6/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 296 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [7/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 297 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [7/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 298 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [7/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 299 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [7/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 300 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr" [DFT/dft.cpp:63]   --->   Operation 301 'load' 'p_ZL22cos_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 302 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr" [DFT/dft.cpp:64]   --->   Operation 302 'load' 'p_ZL22sin_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 303 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr" [DFT/dft.cpp:65]   --->   Operation 303 'load' 'p_ZL22cos_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 304 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr" [DFT/dft.cpp:66]   --->   Operation 304 'load' 'p_ZL22sin_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i10 %index11" [DFT/dft.cpp:67]   --->   Operation 305 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_11_addr = getelementptr i32 %p_ZL22cos_coefficients_table_11, i64 0, i64 %zext_ln67" [DFT/dft.cpp:67]   --->   Operation 306 'getelementptr' 'p_ZL22cos_coefficients_table_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr" [DFT/dft.cpp:67]   --->   Operation 307 'load' 'p_ZL22cos_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_11_addr = getelementptr i32 %p_ZL22sin_coefficients_table_11, i64 0, i64 %zext_ln67" [DFT/dft.cpp:68]   --->   Operation 308 'getelementptr' 'p_ZL22sin_coefficients_table_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr" [DFT/dft.cpp:68]   --->   Operation 309 'load' 'p_ZL22sin_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %index12" [DFT/dft.cpp:69]   --->   Operation 310 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_12_addr = getelementptr i32 %p_ZL22cos_coefficients_table_12, i64 0, i64 %zext_ln69" [DFT/dft.cpp:69]   --->   Operation 311 'getelementptr' 'p_ZL22cos_coefficients_table_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr" [DFT/dft.cpp:69]   --->   Operation 312 'load' 'p_ZL22cos_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_12_addr = getelementptr i32 %p_ZL22sin_coefficients_table_12, i64 0, i64 %zext_ln69" [DFT/dft.cpp:70]   --->   Operation 313 'getelementptr' 'p_ZL22sin_coefficients_table_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr" [DFT/dft.cpp:70]   --->   Operation 314 'load' 'p_ZL22sin_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 315 [1/1] (1.73ns)   --->   "%index15 = add i10 %index14, i10 %trunc_ln18" [DFT/dft.cpp:38]   --->   Operation 315 'add' 'index15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (1.73ns)   --->   "%index16 = add i10 %index15, i10 %trunc_ln18" [DFT/dft.cpp:39]   --->   Operation 316 'add' 'index16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [2/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 317 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %tmp_1" [DFT/dft.cpp:45]   --->   Operation 318 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%real_op_0_addr = getelementptr i32 %real_op_0, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:45]   --->   Operation 319 'getelementptr' 'real_op_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (3.25ns)   --->   "%real_op_0_load = load i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 320 'load' 'real_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_12 : Operation 321 [2/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 321 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%imag_op_0_addr = getelementptr i32 %imag_op_0, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:46]   --->   Operation 322 'getelementptr' 'imag_op_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [2/2] (3.25ns)   --->   "%imag_op_0_load = load i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 323 'load' 'imag_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_12 : Operation 324 [3/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 324 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [3/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 325 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [3/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 326 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [3/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 327 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [4/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 328 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [4/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 329 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [4/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 330 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [4/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 331 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [5/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 332 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [5/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 333 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [5/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 334 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [5/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 335 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [6/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 336 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [6/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 337 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [6/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 338 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [6/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 339 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [7/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 340 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [7/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 341 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [7/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 342 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [7/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 343 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr" [DFT/dft.cpp:67]   --->   Operation 344 'load' 'p_ZL22cos_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 345 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr" [DFT/dft.cpp:68]   --->   Operation 345 'load' 'p_ZL22sin_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 346 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr" [DFT/dft.cpp:69]   --->   Operation 346 'load' 'p_ZL22cos_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 347 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr" [DFT/dft.cpp:70]   --->   Operation 347 'load' 'p_ZL22sin_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %index13" [DFT/dft.cpp:71]   --->   Operation 348 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_13_addr = getelementptr i32 %p_ZL22cos_coefficients_table_13, i64 0, i64 %zext_ln71" [DFT/dft.cpp:71]   --->   Operation 349 'getelementptr' 'p_ZL22cos_coefficients_table_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr" [DFT/dft.cpp:71]   --->   Operation 350 'load' 'p_ZL22cos_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_13_addr = getelementptr i32 %p_ZL22sin_coefficients_table_13, i64 0, i64 %zext_ln71" [DFT/dft.cpp:72]   --->   Operation 351 'getelementptr' 'p_ZL22sin_coefficients_table_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr" [DFT/dft.cpp:72]   --->   Operation 352 'load' 'p_ZL22sin_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %index14" [DFT/dft.cpp:73]   --->   Operation 353 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_14_addr = getelementptr i32 %p_ZL22cos_coefficients_table_14, i64 0, i64 %zext_ln73" [DFT/dft.cpp:73]   --->   Operation 354 'getelementptr' 'p_ZL22cos_coefficients_table_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr" [DFT/dft.cpp:73]   --->   Operation 355 'load' 'p_ZL22cos_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_14_addr = getelementptr i32 %p_ZL22sin_coefficients_table_14, i64 0, i64 %zext_ln73" [DFT/dft.cpp:74]   --->   Operation 356 'getelementptr' 'p_ZL22sin_coefficients_table_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr" [DFT/dft.cpp:74]   --->   Operation 357 'load' 'p_ZL22sin_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 3.77>
ST_13 : Operation 358 [1/1] (1.73ns)   --->   "%index17 = add i10 %index16, i10 %trunc_ln18" [DFT/dft.cpp:40]   --->   Operation 358 'add' 'index17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (1.73ns)   --->   "%index18 = add i10 %index17, i10 %trunc_ln18" [DFT/dft.cpp:41]   --->   Operation 359 'add' 'index18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 360 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/2] (3.25ns)   --->   "%real_op_0_load = load i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 361 'load' 'real_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 362 [1/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 362 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/2] (3.25ns)   --->   "%imag_op_0_load = load i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 363 'load' 'imag_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 364 [2/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 364 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%real_op_1_addr = getelementptr i32 %real_op_1, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:47]   --->   Operation 365 'getelementptr' 'real_op_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [2/2] (3.25ns)   --->   "%real_op_1_load = load i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 366 'load' 'real_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 367 [2/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 367 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%imag_op_1_addr = getelementptr i32 %imag_op_1, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:48]   --->   Operation 368 'getelementptr' 'imag_op_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [2/2] (3.25ns)   --->   "%imag_op_1_load = load i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 369 'load' 'imag_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 370 [2/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 370 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%real_op_2_addr = getelementptr i32 %real_op_2, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:49]   --->   Operation 371 'getelementptr' 'real_op_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [2/2] (3.25ns)   --->   "%real_op_2_load = load i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 372 'load' 'real_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 373 [2/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 373 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%imag_op_2_addr = getelementptr i32 %imag_op_2, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:50]   --->   Operation 374 'getelementptr' 'imag_op_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [2/2] (3.25ns)   --->   "%imag_op_2_load = load i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 375 'load' 'imag_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 376 [3/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 376 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [3/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 377 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [3/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 378 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [3/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 379 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [4/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 380 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [4/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 381 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [4/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 382 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [4/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 383 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [5/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 384 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [5/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 385 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [5/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 386 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [5/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 387 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [6/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 388 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [6/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 389 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [6/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 390 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [6/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 391 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [7/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 392 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [7/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 393 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [7/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 394 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [7/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 395 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr" [DFT/dft.cpp:71]   --->   Operation 396 'load' 'p_ZL22cos_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 397 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr" [DFT/dft.cpp:72]   --->   Operation 397 'load' 'p_ZL22sin_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 398 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr" [DFT/dft.cpp:73]   --->   Operation 398 'load' 'p_ZL22cos_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 399 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr" [DFT/dft.cpp:74]   --->   Operation 399 'load' 'p_ZL22sin_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %index15" [DFT/dft.cpp:75]   --->   Operation 400 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_15_addr = getelementptr i32 %p_ZL22cos_coefficients_table_15, i64 0, i64 %zext_ln75" [DFT/dft.cpp:75]   --->   Operation 401 'getelementptr' 'p_ZL22cos_coefficients_table_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 402 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr" [DFT/dft.cpp:75]   --->   Operation 402 'load' 'p_ZL22cos_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_15_addr = getelementptr i32 %p_ZL22sin_coefficients_table_15, i64 0, i64 %zext_ln75" [DFT/dft.cpp:76]   --->   Operation 403 'getelementptr' 'p_ZL22sin_coefficients_table_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr" [DFT/dft.cpp:76]   --->   Operation 404 'load' 'p_ZL22sin_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %index16" [DFT/dft.cpp:91]   --->   Operation 405 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_16_addr = getelementptr i32 %p_ZL22cos_coefficients_table_16, i64 0, i64 %zext_ln91" [DFT/dft.cpp:91]   --->   Operation 406 'getelementptr' 'p_ZL22cos_coefficients_table_16_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 407 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr" [DFT/dft.cpp:91]   --->   Operation 407 'load' 'p_ZL22cos_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_16_addr = getelementptr i32 %p_ZL22sin_coefficients_table_16, i64 0, i64 %zext_ln91" [DFT/dft.cpp:92]   --->   Operation 408 'getelementptr' 'p_ZL22sin_coefficients_table_16_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 409 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr" [DFT/dft.cpp:92]   --->   Operation 409 'load' 'p_ZL22sin_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 14 <SV = 13> <Delay = 3.77>
ST_14 : Operation 410 [1/1] (1.73ns)   --->   "%index19 = add i10 %index18, i10 %trunc_ln18" [DFT/dft.cpp:42]   --->   Operation 410 'add' 'index19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [1/1] (1.73ns)   --->   "%index20 = add i10 %index19, i10 %trunc_ln18" [DFT/dft.cpp:43]   --->   Operation 411 'add' 'index20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %real_op_0_load" [DFT/dft.cpp:45]   --->   Operation 412 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [10/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 413 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %imag_op_0_load" [DFT/dft.cpp:46]   --->   Operation 414 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 415 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 416 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/2] (3.25ns)   --->   "%real_op_1_load = load i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 417 'load' 'real_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 418 [1/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 418 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/2] (3.25ns)   --->   "%imag_op_1_load = load i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 419 'load' 'imag_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 420 [1/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 420 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [1/2] (3.25ns)   --->   "%real_op_2_load = load i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 421 'load' 'real_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 422 [1/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 422 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/2] (3.25ns)   --->   "%imag_op_2_load = load i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 423 'load' 'imag_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 424 [2/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 424 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%real_op_3_addr = getelementptr i32 %real_op_3, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:51]   --->   Operation 425 'getelementptr' 'real_op_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [2/2] (3.25ns)   --->   "%real_op_3_load = load i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 426 'load' 'real_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 427 [2/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 427 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%imag_op_3_addr = getelementptr i32 %imag_op_3, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:52]   --->   Operation 428 'getelementptr' 'imag_op_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [2/2] (3.25ns)   --->   "%imag_op_3_load = load i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 429 'load' 'imag_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 430 [2/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 430 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%real_op_4_addr = getelementptr i32 %real_op_4, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:53]   --->   Operation 431 'getelementptr' 'real_op_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [2/2] (3.25ns)   --->   "%real_op_4_load = load i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 432 'load' 'real_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 433 [2/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 433 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%imag_op_4_addr = getelementptr i32 %imag_op_4, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:54]   --->   Operation 434 'getelementptr' 'imag_op_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [2/2] (3.25ns)   --->   "%imag_op_4_load = load i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 435 'load' 'imag_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 436 [3/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 436 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [3/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 437 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [3/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 438 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [3/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 439 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [4/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 440 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [4/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 441 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [4/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 442 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [4/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 443 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [5/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 444 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [5/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 445 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [5/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 446 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [5/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 447 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [6/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 448 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [6/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 449 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [6/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 450 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 451 [6/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 451 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [7/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 452 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [7/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 453 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [7/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 454 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 455 [7/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 455 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr" [DFT/dft.cpp:75]   --->   Operation 456 'load' 'p_ZL22cos_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 457 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr" [DFT/dft.cpp:76]   --->   Operation 457 'load' 'p_ZL22sin_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 458 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr" [DFT/dft.cpp:91]   --->   Operation 458 'load' 'p_ZL22cos_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 459 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr" [DFT/dft.cpp:92]   --->   Operation 459 'load' 'p_ZL22sin_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %index17" [DFT/dft.cpp:93]   --->   Operation 460 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_17_addr = getelementptr i32 %p_ZL22cos_coefficients_table_17, i64 0, i64 %zext_ln93" [DFT/dft.cpp:93]   --->   Operation 461 'getelementptr' 'p_ZL22cos_coefficients_table_17_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 462 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr" [DFT/dft.cpp:93]   --->   Operation 462 'load' 'p_ZL22cos_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_17_addr = getelementptr i32 %p_ZL22sin_coefficients_table_17, i64 0, i64 %zext_ln93" [DFT/dft.cpp:94]   --->   Operation 463 'getelementptr' 'p_ZL22sin_coefficients_table_17_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 464 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr" [DFT/dft.cpp:94]   --->   Operation 464 'load' 'p_ZL22sin_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %index18" [DFT/dft.cpp:95]   --->   Operation 465 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_18_addr = getelementptr i32 %p_ZL22cos_coefficients_table_18, i64 0, i64 %zext_ln95" [DFT/dft.cpp:95]   --->   Operation 466 'getelementptr' 'p_ZL22cos_coefficients_table_18_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 467 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr" [DFT/dft.cpp:95]   --->   Operation 467 'load' 'p_ZL22cos_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_18_addr = getelementptr i32 %p_ZL22sin_coefficients_table_18, i64 0, i64 %zext_ln95" [DFT/dft.cpp:96]   --->   Operation 468 'getelementptr' 'p_ZL22sin_coefficients_table_18_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 469 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr" [DFT/dft.cpp:96]   --->   Operation 469 'load' 'p_ZL22sin_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 15 <SV = 14> <Delay = 3.77>
ST_15 : Operation 470 [9/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 470 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 471 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %real_op_1_load" [DFT/dft.cpp:47]   --->   Operation 472 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [10/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 473 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %imag_op_1_load" [DFT/dft.cpp:48]   --->   Operation 474 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 475 [10/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 475 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %real_op_2_load" [DFT/dft.cpp:49]   --->   Operation 476 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 477 [10/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 477 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %imag_op_2_load" [DFT/dft.cpp:50]   --->   Operation 478 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 479 [10/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 479 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 480 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/2] (3.25ns)   --->   "%real_op_3_load = load i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 481 'load' 'real_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 482 [1/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 482 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 483 [1/2] (3.25ns)   --->   "%imag_op_3_load = load i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 483 'load' 'imag_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 484 [1/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 484 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/2] (3.25ns)   --->   "%real_op_4_load = load i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 485 'load' 'real_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 486 [1/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 486 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/2] (3.25ns)   --->   "%imag_op_4_load = load i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 487 'load' 'imag_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 488 [2/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 488 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%real_op_5_addr = getelementptr i32 %real_op_5, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:55]   --->   Operation 489 'getelementptr' 'real_op_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [2/2] (3.25ns)   --->   "%real_op_5_load = load i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 490 'load' 'real_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 491 [2/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 491 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%imag_op_5_addr = getelementptr i32 %imag_op_5, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:56]   --->   Operation 492 'getelementptr' 'imag_op_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [2/2] (3.25ns)   --->   "%imag_op_5_load = load i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 493 'load' 'imag_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 494 [2/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 494 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%real_op_6_addr = getelementptr i32 %real_op_6, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:57]   --->   Operation 495 'getelementptr' 'real_op_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [2/2] (3.25ns)   --->   "%real_op_6_load = load i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 496 'load' 'real_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 497 [2/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 497 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%imag_op_6_addr = getelementptr i32 %imag_op_6, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:58]   --->   Operation 498 'getelementptr' 'imag_op_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [2/2] (3.25ns)   --->   "%imag_op_6_load = load i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 499 'load' 'imag_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 500 [3/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 500 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [3/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 501 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [3/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 502 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [3/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 503 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [4/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 504 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [4/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 505 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [4/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 506 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [4/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 507 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [5/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 508 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [5/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 509 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [5/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 510 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [5/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 511 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [6/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 512 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [6/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 513 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [6/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 514 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [6/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 515 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [7/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 516 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [7/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 517 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [7/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 518 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [7/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 519 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr" [DFT/dft.cpp:93]   --->   Operation 520 'load' 'p_ZL22cos_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 521 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr" [DFT/dft.cpp:94]   --->   Operation 521 'load' 'p_ZL22sin_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 522 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr" [DFT/dft.cpp:95]   --->   Operation 522 'load' 'p_ZL22cos_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 523 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr" [DFT/dft.cpp:96]   --->   Operation 523 'load' 'p_ZL22sin_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i10 %index19" [DFT/dft.cpp:97]   --->   Operation 524 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_19_addr = getelementptr i32 %p_ZL22cos_coefficients_table_19, i64 0, i64 %zext_ln97" [DFT/dft.cpp:97]   --->   Operation 525 'getelementptr' 'p_ZL22cos_coefficients_table_19_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 526 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr" [DFT/dft.cpp:97]   --->   Operation 526 'load' 'p_ZL22cos_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_19_addr = getelementptr i32 %p_ZL22sin_coefficients_table_19, i64 0, i64 %zext_ln97" [DFT/dft.cpp:98]   --->   Operation 527 'getelementptr' 'p_ZL22sin_coefficients_table_19_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 528 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr" [DFT/dft.cpp:98]   --->   Operation 528 'load' 'p_ZL22sin_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %index20" [DFT/dft.cpp:99]   --->   Operation 529 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_20_addr = getelementptr i32 %p_ZL22cos_coefficients_table_20, i64 0, i64 %zext_ln99" [DFT/dft.cpp:99]   --->   Operation 530 'getelementptr' 'p_ZL22cos_coefficients_table_20_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 531 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr" [DFT/dft.cpp:99]   --->   Operation 531 'load' 'p_ZL22cos_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_20_addr = getelementptr i32 %p_ZL22sin_coefficients_table_20, i64 0, i64 %zext_ln99" [DFT/dft.cpp:100]   --->   Operation 532 'getelementptr' 'p_ZL22sin_coefficients_table_20_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 533 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr" [DFT/dft.cpp:100]   --->   Operation 533 'load' 'p_ZL22sin_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 16 <SV = 15> <Delay = 3.77>
ST_16 : Operation 534 [8/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 534 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 535 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [9/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 536 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [9/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 537 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [9/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 538 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [9/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 539 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %real_op_3_load" [DFT/dft.cpp:51]   --->   Operation 540 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [10/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 541 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %imag_op_3_load" [DFT/dft.cpp:52]   --->   Operation 542 'bitcast' 'bitcast_ln52' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [10/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 543 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %real_op_4_load" [DFT/dft.cpp:53]   --->   Operation 544 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [10/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 545 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %imag_op_4_load" [DFT/dft.cpp:54]   --->   Operation 546 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [10/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 547 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 548 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [1/2] (3.25ns)   --->   "%real_op_5_load = load i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 549 'load' 'real_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 550 [1/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 550 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/2] (3.25ns)   --->   "%imag_op_5_load = load i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 551 'load' 'imag_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 552 [1/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 552 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/2] (3.25ns)   --->   "%real_op_6_load = load i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 553 'load' 'real_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 554 [1/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 554 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/2] (3.25ns)   --->   "%imag_op_6_load = load i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 555 'load' 'imag_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 556 [2/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 556 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%real_op_7_addr = getelementptr i32 %real_op_7, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:59]   --->   Operation 557 'getelementptr' 'real_op_7_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [2/2] (3.25ns)   --->   "%real_op_7_load = load i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 558 'load' 'real_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 559 [2/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 559 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%imag_op_7_addr = getelementptr i32 %imag_op_7, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:60]   --->   Operation 560 'getelementptr' 'imag_op_7_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [2/2] (3.25ns)   --->   "%imag_op_7_load = load i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 561 'load' 'imag_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 562 [2/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 562 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%real_op_8_addr = getelementptr i32 %real_op_8, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:61]   --->   Operation 563 'getelementptr' 'real_op_8_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 564 [2/2] (3.25ns)   --->   "%real_op_8_load = load i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 564 'load' 'real_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 565 [2/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 565 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%imag_op_8_addr = getelementptr i32 %imag_op_8, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:62]   --->   Operation 566 'getelementptr' 'imag_op_8_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 567 [2/2] (3.25ns)   --->   "%imag_op_8_load = load i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 567 'load' 'imag_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 568 [3/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 568 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 569 [3/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 569 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 570 [3/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 570 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [3/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 571 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [4/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 572 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [4/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 573 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [4/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 574 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [4/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 575 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 576 [5/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 576 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 577 [5/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 577 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [5/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 578 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [5/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 579 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [6/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 580 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [6/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 581 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [6/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 582 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [6/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 583 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 584 [7/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 584 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [7/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 585 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [7/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 586 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [7/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 587 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr" [DFT/dft.cpp:97]   --->   Operation 588 'load' 'p_ZL22cos_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 589 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr" [DFT/dft.cpp:98]   --->   Operation 589 'load' 'p_ZL22sin_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 590 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr" [DFT/dft.cpp:99]   --->   Operation 590 'load' 'p_ZL22cos_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 591 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr" [DFT/dft.cpp:100]   --->   Operation 591 'load' 'p_ZL22sin_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 17 <SV = 16> <Delay = 3.77>
ST_17 : Operation 592 [7/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 592 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 593 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [8/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 594 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [8/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 595 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [8/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 596 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [8/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 597 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [9/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 598 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [9/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 599 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [9/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 600 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [9/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 601 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %real_op_5_load" [DFT/dft.cpp:55]   --->   Operation 602 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [10/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 603 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %imag_op_5_load" [DFT/dft.cpp:56]   --->   Operation 604 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [10/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 605 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %real_op_6_load" [DFT/dft.cpp:57]   --->   Operation 606 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [10/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 607 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %imag_op_6_load" [DFT/dft.cpp:58]   --->   Operation 608 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [10/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 609 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 610 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 611 [1/2] (3.25ns)   --->   "%real_op_7_load = load i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 611 'load' 'real_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 612 [1/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 612 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/2] (3.25ns)   --->   "%imag_op_7_load = load i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 613 'load' 'imag_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 614 [1/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 614 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 615 [1/2] (3.25ns)   --->   "%real_op_8_load = load i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 615 'load' 'real_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 616 [1/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 616 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/2] (3.25ns)   --->   "%imag_op_8_load = load i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 617 'load' 'imag_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 618 [2/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 618 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%real_op_9_addr = getelementptr i32 %real_op_9, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:63]   --->   Operation 619 'getelementptr' 'real_op_9_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 620 [2/2] (3.25ns)   --->   "%real_op_9_load = load i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 620 'load' 'real_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 621 [2/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 621 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%imag_op_9_addr = getelementptr i32 %imag_op_9, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:64]   --->   Operation 622 'getelementptr' 'imag_op_9_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [2/2] (3.25ns)   --->   "%imag_op_9_load = load i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 623 'load' 'imag_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 624 [2/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 624 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%real_op_10_addr = getelementptr i32 %real_op_10, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:65]   --->   Operation 625 'getelementptr' 'real_op_10_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 626 [2/2] (3.25ns)   --->   "%real_op_10_load = load i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 626 'load' 'real_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 627 [2/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 627 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%imag_op_10_addr = getelementptr i32 %imag_op_10, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:66]   --->   Operation 628 'getelementptr' 'imag_op_10_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 629 [2/2] (3.25ns)   --->   "%imag_op_10_load = load i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 629 'load' 'imag_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 630 [3/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 630 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [3/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 631 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 632 [3/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 632 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [3/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 633 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [4/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 634 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [4/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 635 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 636 [4/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 636 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 637 [4/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 637 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 638 [5/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 638 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 639 [5/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 639 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 640 [5/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 640 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 641 [5/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 641 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [6/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 642 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 643 [6/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 643 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 644 [6/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 644 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [6/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 645 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 646 [7/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 646 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 647 [7/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 647 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [7/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 648 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [7/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 649 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.77>
ST_18 : Operation 650 [6/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 650 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 651 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 652 [7/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 652 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [7/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 653 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [7/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 654 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [7/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 655 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [8/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 656 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 657 [8/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 657 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 658 [8/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 658 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [8/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 659 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [9/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 660 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [9/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 661 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [9/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 662 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [9/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 663 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %real_op_7_load" [DFT/dft.cpp:59]   --->   Operation 664 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 665 [10/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 665 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %imag_op_7_load" [DFT/dft.cpp:60]   --->   Operation 666 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 667 [10/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 667 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %real_op_8_load" [DFT/dft.cpp:61]   --->   Operation 668 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 669 [10/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 669 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %imag_op_8_load" [DFT/dft.cpp:62]   --->   Operation 670 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 671 [10/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 671 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 672 [1/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 672 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [1/2] (3.25ns)   --->   "%real_op_9_load = load i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 673 'load' 'real_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 674 [1/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 674 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 675 [1/2] (3.25ns)   --->   "%imag_op_9_load = load i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 675 'load' 'imag_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 676 [1/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 676 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 677 [1/2] (3.25ns)   --->   "%real_op_10_load = load i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 677 'load' 'real_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 678 [1/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 678 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 679 [1/2] (3.25ns)   --->   "%imag_op_10_load = load i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 679 'load' 'imag_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 680 [2/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 680 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 681 [1/1] (0.00ns)   --->   "%real_op_11_addr = getelementptr i32 %real_op_11, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:67]   --->   Operation 681 'getelementptr' 'real_op_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 682 [2/2] (3.25ns)   --->   "%real_op_11_load = load i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 682 'load' 'real_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 683 [2/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 683 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [1/1] (0.00ns)   --->   "%imag_op_11_addr = getelementptr i32 %imag_op_11, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:68]   --->   Operation 684 'getelementptr' 'imag_op_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 685 [2/2] (3.25ns)   --->   "%imag_op_11_load = load i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 685 'load' 'imag_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 686 [2/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 686 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%real_op_12_addr = getelementptr i32 %real_op_12, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:69]   --->   Operation 687 'getelementptr' 'real_op_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 688 [2/2] (3.25ns)   --->   "%real_op_12_load = load i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 688 'load' 'real_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 689 [2/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 689 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [1/1] (0.00ns)   --->   "%imag_op_12_addr = getelementptr i32 %imag_op_12, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:70]   --->   Operation 690 'getelementptr' 'imag_op_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 691 [2/2] (3.25ns)   --->   "%imag_op_12_load = load i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 691 'load' 'imag_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 692 [3/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 692 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 693 [3/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 693 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [3/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 694 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [3/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 695 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 696 [4/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 696 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 697 [4/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 697 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 698 [4/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 698 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 699 [4/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 699 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 700 [5/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 700 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 701 [5/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 701 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 702 [5/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 702 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 703 [5/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 703 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 704 [6/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 704 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 705 [6/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 705 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [6/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 706 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 707 [6/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 707 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.77>
ST_19 : Operation 708 [5/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 708 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 709 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 709 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 710 [6/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 710 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [6/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 711 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [6/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 712 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [6/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 713 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 714 [7/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 714 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 715 [7/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 715 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 716 [7/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 716 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 717 [7/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 717 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 718 [8/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 718 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 719 [8/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 719 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 720 [8/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 720 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 721 [8/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 721 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 722 [9/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 722 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [9/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 723 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [9/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 724 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [9/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 725 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %real_op_9_load" [DFT/dft.cpp:63]   --->   Operation 726 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 727 [10/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 727 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %imag_op_9_load" [DFT/dft.cpp:64]   --->   Operation 728 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 729 [10/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 729 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %real_op_10_load" [DFT/dft.cpp:65]   --->   Operation 730 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 731 [10/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 731 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %imag_op_10_load" [DFT/dft.cpp:66]   --->   Operation 732 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 733 [10/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 733 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 734 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 735 [1/2] (3.25ns)   --->   "%real_op_11_load = load i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 735 'load' 'real_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 736 [1/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 736 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 737 [1/2] (3.25ns)   --->   "%imag_op_11_load = load i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 737 'load' 'imag_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 738 [1/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 738 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 739 [1/2] (3.25ns)   --->   "%real_op_12_load = load i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 739 'load' 'real_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 740 [1/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 740 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [1/2] (3.25ns)   --->   "%imag_op_12_load = load i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 741 'load' 'imag_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 742 [2/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 742 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [1/1] (0.00ns)   --->   "%real_op_13_addr = getelementptr i32 %real_op_13, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:71]   --->   Operation 743 'getelementptr' 'real_op_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 744 [2/2] (3.25ns)   --->   "%real_op_13_load = load i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 744 'load' 'real_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 745 [2/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 745 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 746 [1/1] (0.00ns)   --->   "%imag_op_13_addr = getelementptr i32 %imag_op_13, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:72]   --->   Operation 746 'getelementptr' 'imag_op_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 747 [2/2] (3.25ns)   --->   "%imag_op_13_load = load i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 747 'load' 'imag_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 748 [2/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 748 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 749 [1/1] (0.00ns)   --->   "%real_op_14_addr = getelementptr i32 %real_op_14, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:73]   --->   Operation 749 'getelementptr' 'real_op_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 750 [2/2] (3.25ns)   --->   "%real_op_14_load = load i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 750 'load' 'real_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 751 [2/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 751 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 752 [1/1] (0.00ns)   --->   "%imag_op_14_addr = getelementptr i32 %imag_op_14, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:74]   --->   Operation 752 'getelementptr' 'imag_op_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 753 [2/2] (3.25ns)   --->   "%imag_op_14_load = load i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 753 'load' 'imag_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 754 [3/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 754 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 755 [3/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 755 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 756 [3/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 756 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 757 [3/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 757 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 758 [4/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 758 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 759 [4/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 759 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 760 [4/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 760 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 761 [4/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 761 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 762 [5/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 762 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 763 [5/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 763 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 764 [5/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 764 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 765 [5/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 765 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.77>
ST_20 : Operation 766 [4/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 766 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 767 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 767 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 768 [5/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 768 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 769 [5/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 769 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 770 [5/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 770 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 771 [5/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 771 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 772 [6/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 772 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 773 [6/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 773 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 774 [6/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 774 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 775 [6/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 775 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 776 [7/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 776 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 777 [7/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 777 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 778 [7/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 778 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 779 [7/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 779 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 780 [8/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 780 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 781 [8/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 781 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 782 [8/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 782 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 783 [8/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 783 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 784 [9/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 784 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 785 [9/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 785 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 786 [9/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 786 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 787 [9/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 787 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %real_op_11_load" [DFT/dft.cpp:67]   --->   Operation 788 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 789 [10/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 789 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %imag_op_11_load" [DFT/dft.cpp:68]   --->   Operation 790 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 791 [10/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 791 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %real_op_12_load" [DFT/dft.cpp:69]   --->   Operation 792 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 793 [10/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 793 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %imag_op_12_load" [DFT/dft.cpp:70]   --->   Operation 794 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 795 [10/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 795 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [1/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 796 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 797 [1/2] (3.25ns)   --->   "%real_op_13_load = load i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 797 'load' 'real_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 798 [1/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 798 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 799 [1/2] (3.25ns)   --->   "%imag_op_13_load = load i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 799 'load' 'imag_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 800 [1/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 800 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 801 [1/2] (3.25ns)   --->   "%real_op_14_load = load i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 801 'load' 'real_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 802 [1/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 802 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 803 [1/2] (3.25ns)   --->   "%imag_op_14_load = load i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 803 'load' 'imag_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 804 [2/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 804 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%real_op_15_addr = getelementptr i32 %real_op_15, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:75]   --->   Operation 805 'getelementptr' 'real_op_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 806 [2/2] (3.25ns)   --->   "%real_op_15_load = load i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 806 'load' 'real_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 807 [2/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 807 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%imag_op_15_addr = getelementptr i32 %imag_op_15, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:76]   --->   Operation 808 'getelementptr' 'imag_op_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 809 [2/2] (3.25ns)   --->   "%imag_op_15_load = load i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 809 'load' 'imag_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 810 [2/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 810 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 811 [2/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 811 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 812 [3/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 812 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 813 [3/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 813 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 814 [3/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 814 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 815 [3/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 815 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 816 [4/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 816 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 817 [4/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 817 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 818 [4/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 818 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 819 [4/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 819 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 820 [1/1] (0.00ns)   --->   "%real_op_16_addr = getelementptr i32 %real_op_16, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:103]   --->   Operation 820 'getelementptr' 'real_op_16_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 821 [2/2] (3.25ns)   --->   "%real_op_16_load = load i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 821 'load' 'real_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "%imag_op_16_addr = getelementptr i32 %imag_op_16, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:104]   --->   Operation 822 'getelementptr' 'imag_op_16_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 823 [2/2] (3.25ns)   --->   "%imag_op_16_load = load i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 823 'load' 'imag_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 824 [1/1] (0.00ns)   --->   "%real_op_17_addr = getelementptr i32 %real_op_17, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:105]   --->   Operation 824 'getelementptr' 'real_op_17_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 825 [1/1] (0.00ns)   --->   "%imag_op_17_addr = getelementptr i32 %imag_op_17, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:106]   --->   Operation 825 'getelementptr' 'imag_op_17_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 826 [1/1] (0.00ns)   --->   "%real_op_18_addr = getelementptr i32 %real_op_18, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:107]   --->   Operation 826 'getelementptr' 'real_op_18_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "%imag_op_18_addr = getelementptr i32 %imag_op_18, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:108]   --->   Operation 827 'getelementptr' 'imag_op_18_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%real_op_19_addr = getelementptr i32 %real_op_19, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:109]   --->   Operation 828 'getelementptr' 'real_op_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "%imag_op_19_addr = getelementptr i32 %imag_op_19, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:110]   --->   Operation 829 'getelementptr' 'imag_op_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns)   --->   "%real_op_20_addr = getelementptr i32 %real_op_20, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:111]   --->   Operation 830 'getelementptr' 'real_op_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 831 [1/1] (0.00ns)   --->   "%imag_op_20_addr = getelementptr i32 %imag_op_20, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:112]   --->   Operation 831 'getelementptr' 'imag_op_20_addr' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.77>
ST_21 : Operation 832 [3/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 832 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 833 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 833 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 834 [4/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 834 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 835 [4/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 835 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 836 [4/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 836 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 837 [4/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 837 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 838 [5/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 838 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 839 [5/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 839 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 840 [5/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 840 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 841 [5/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 841 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 842 [6/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 842 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 843 [6/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 843 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 844 [6/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 844 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 845 [6/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 845 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 846 [7/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 846 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 847 [7/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 847 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 848 [7/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 848 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 849 [7/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 849 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 850 [8/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 850 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 851 [8/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 851 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 852 [8/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 852 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 853 [8/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 853 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 854 [9/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 854 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 855 [9/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 855 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 856 [9/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 856 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 857 [9/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 857 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %real_op_13_load" [DFT/dft.cpp:71]   --->   Operation 858 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 859 [10/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 859 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 860 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %imag_op_13_load" [DFT/dft.cpp:72]   --->   Operation 860 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 861 [10/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 861 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 862 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %real_op_14_load" [DFT/dft.cpp:73]   --->   Operation 862 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 863 [10/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 863 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 864 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %imag_op_14_load" [DFT/dft.cpp:74]   --->   Operation 864 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 865 [10/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 865 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 866 [1/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 866 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 867 [1/2] (3.25ns)   --->   "%real_op_15_load = load i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 867 'load' 'real_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 868 [1/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 868 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 869 [1/2] (3.25ns)   --->   "%imag_op_15_load = load i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 869 'load' 'imag_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 870 [1/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 870 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 871 [1/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 871 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 872 [2/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 872 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 873 [2/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 873 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 874 [2/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 874 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 875 [2/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 875 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 876 [3/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 876 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 877 [3/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 877 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 878 [3/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 878 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 879 [3/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 879 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 880 [1/2] (3.25ns)   --->   "%real_op_16_load = load i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 880 'load' 'real_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 881 [1/2] (3.25ns)   --->   "%imag_op_16_load = load i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 881 'load' 'imag_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 882 [2/2] (3.25ns)   --->   "%real_op_17_load = load i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 882 'load' 'real_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 883 [2/2] (3.25ns)   --->   "%imag_op_17_load = load i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 883 'load' 'imag_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 884 [2/2] (3.25ns)   --->   "%real_op_18_load = load i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 884 'load' 'real_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 885 [2/2] (3.25ns)   --->   "%imag_op_18_load = load i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 885 'load' 'imag_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 22 <SV = 21> <Delay = 4.05>
ST_22 : Operation 886 [2/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 886 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 887 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 887 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 888 [3/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 888 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [3/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 889 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 890 [3/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 890 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 891 [3/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 891 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 892 [4/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 892 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 893 [4/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 893 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 894 [4/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 894 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 895 [4/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 895 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 896 [5/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 896 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 897 [5/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 897 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 898 [5/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 898 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 899 [5/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 899 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 900 [6/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 900 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 901 [6/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 901 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 902 [6/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 902 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 903 [6/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 903 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 904 [7/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 904 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 905 [7/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 905 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 906 [7/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 906 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 907 [7/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 907 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 908 [8/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 908 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 909 [8/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 909 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 910 [8/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 910 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 911 [8/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 911 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 912 [9/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 912 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 913 [9/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 913 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 914 [9/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 914 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 915 [9/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 915 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %real_op_15_load" [DFT/dft.cpp:75]   --->   Operation 916 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 917 [10/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 917 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %imag_op_15_load" [DFT/dft.cpp:76]   --->   Operation 918 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 919 [10/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 919 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 920 [1/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 920 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 921 [1/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 921 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 922 [1/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 922 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 923 [1/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 923 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 924 [2/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 924 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 925 [2/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 925 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 926 [2/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 926 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [2/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 927 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [1/1] (0.69ns)   --->   "%temp_r16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r16" [DFT/dft.cpp:78]   --->   Operation 928 'select' 'temp_r16_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 929 [1/1] (0.69ns)   --->   "%temp_i16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i16" [DFT/dft.cpp:78]   --->   Operation 929 'select' 'temp_i16_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %real_op_16_load" [DFT/dft.cpp:103]   --->   Operation 930 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 931 [10/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 931 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i32 %imag_op_16_load" [DFT/dft.cpp:104]   --->   Operation 932 'bitcast' 'bitcast_ln104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 933 [10/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 933 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 934 [1/2] (3.25ns)   --->   "%real_op_17_load = load i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 934 'load' 'real_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 935 [1/2] (3.25ns)   --->   "%imag_op_17_load = load i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 935 'load' 'imag_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 936 [1/2] (3.25ns)   --->   "%real_op_18_load = load i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 936 'load' 'real_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 937 [1/2] (3.25ns)   --->   "%imag_op_18_load = load i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 937 'load' 'imag_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 938 [2/2] (3.25ns)   --->   "%real_op_19_load = load i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 938 'load' 'real_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 939 [2/2] (3.25ns)   --->   "%imag_op_19_load = load i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 939 'load' 'imag_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 940 [2/2] (3.25ns)   --->   "%real_op_20_load = load i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 940 'load' 'real_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 941 [2/2] (3.25ns)   --->   "%imag_op_20_load = load i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 941 'load' 'imag_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 23 <SV = 22> <Delay = 4.05>
ST_23 : Operation 942 [1/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 942 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 943 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 943 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 944 [2/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 944 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 945 [2/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 945 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 946 [2/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 946 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 947 [2/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 947 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 948 [3/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 948 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 949 [3/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 949 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 950 [3/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 950 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 951 [3/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 951 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 952 [4/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 952 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 953 [4/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 953 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 954 [4/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 954 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 955 [4/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 955 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 956 [5/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 956 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 957 [5/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 957 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 958 [5/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 958 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 959 [5/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 959 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 960 [6/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 960 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 961 [6/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 961 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [6/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 962 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 963 [6/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 963 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 964 [7/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 964 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 965 [7/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 965 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 966 [7/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 966 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 967 [7/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 967 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 968 [8/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 968 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 969 [8/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 969 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 970 [8/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 970 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 971 [8/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 971 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 972 [9/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 972 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 973 [9/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 973 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 974 [1/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 974 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 975 [1/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 975 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 976 [1/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 976 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 977 [1/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 977 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 978 [1/1] (0.69ns)   --->   "%temp_r17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r17" [DFT/dft.cpp:78]   --->   Operation 978 'select' 'temp_r17_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 979 [1/1] (0.69ns)   --->   "%temp_r18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r18" [DFT/dft.cpp:78]   --->   Operation 979 'select' 'temp_r18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 980 [1/1] (0.69ns)   --->   "%temp_i17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i17" [DFT/dft.cpp:78]   --->   Operation 980 'select' 'temp_i17_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 981 [1/1] (0.69ns)   --->   "%temp_i18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i18" [DFT/dft.cpp:78]   --->   Operation 981 'select' 'temp_i18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 982 [9/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 982 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 983 [9/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 983 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast i32 %real_op_17_load" [DFT/dft.cpp:105]   --->   Operation 984 'bitcast' 'bitcast_ln105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 985 [10/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 985 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %imag_op_17_load" [DFT/dft.cpp:106]   --->   Operation 986 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 987 [10/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 987 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %real_op_18_load" [DFT/dft.cpp:107]   --->   Operation 988 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 989 [10/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 989 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %imag_op_18_load" [DFT/dft.cpp:108]   --->   Operation 990 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 991 [10/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 991 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 992 [1/2] (3.25ns)   --->   "%real_op_19_load = load i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 992 'load' 'real_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 993 [1/2] (3.25ns)   --->   "%imag_op_19_load = load i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 993 'load' 'imag_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 994 [1/2] (3.25ns)   --->   "%real_op_20_load = load i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 994 'load' 'real_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 995 [1/2] (3.25ns)   --->   "%imag_op_20_load = load i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 995 'load' 'imag_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 24 <SV = 23> <Delay = 4.05>
ST_24 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %add" [DFT/dft.cpp:45]   --->   Operation 996 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 997 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 997 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 998 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %add1" [DFT/dft.cpp:46]   --->   Operation 998 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 999 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %bitcast_ln46_1, i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 999 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 1000 [1/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 1000 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1001 [1/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 1001 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1002 [1/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 1002 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1003 [1/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 1003 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1004 [2/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 1004 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1005 [2/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 1005 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1006 [2/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 1006 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1007 [2/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 1007 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1008 [3/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1008 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1009 [3/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1009 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1010 [3/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1010 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1011 [3/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1011 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1012 [4/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1012 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1013 [4/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1013 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1014 [4/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1014 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1015 [4/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1015 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1016 [5/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1016 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1017 [5/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1017 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1018 [5/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1018 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1019 [5/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1019 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1020 [6/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1020 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1021 [6/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1021 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1022 [6/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1022 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1023 [6/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1023 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1024 [7/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1024 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1025 [7/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1025 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1026 [7/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1026 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1027 [7/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1027 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1028 [8/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1028 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1029 [8/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1029 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1030 [1/1] (0.69ns)   --->   "%temp_r19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r19" [DFT/dft.cpp:78]   --->   Operation 1030 'select' 'temp_r19_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1031 [1/1] (0.69ns)   --->   "%temp_r20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r20" [DFT/dft.cpp:78]   --->   Operation 1031 'select' 'temp_r20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1032 [1/1] (0.69ns)   --->   "%temp_i19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i19" [DFT/dft.cpp:78]   --->   Operation 1032 'select' 'temp_i19_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1033 [1/1] (0.69ns)   --->   "%temp_i20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i20" [DFT/dft.cpp:78]   --->   Operation 1033 'select' 'temp_i20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1034 [8/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1034 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1035 [8/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1035 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1036 [9/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1036 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1037 [9/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1037 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1038 [9/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1038 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1039 [9/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1039 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln109 = bitcast i32 %real_op_19_load" [DFT/dft.cpp:109]   --->   Operation 1040 'bitcast' 'bitcast_ln109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1041 [10/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1041 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1042 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %imag_op_19_load" [DFT/dft.cpp:110]   --->   Operation 1042 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1043 [10/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1043 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %real_op_20_load" [DFT/dft.cpp:111]   --->   Operation 1044 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1045 [10/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1045 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %imag_op_20_load" [DFT/dft.cpp:112]   --->   Operation 1046 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1047 [10/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1047 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 1048 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %add2" [DFT/dft.cpp:47]   --->   Operation 1048 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1049 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %bitcast_ln47_1, i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 1049 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %add3" [DFT/dft.cpp:48]   --->   Operation 1050 'bitcast' 'bitcast_ln48_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1051 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %bitcast_ln48_1, i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 1051 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1052 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %add4" [DFT/dft.cpp:49]   --->   Operation 1052 'bitcast' 'bitcast_ln49_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1053 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49_1, i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 1053 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i32 %add5" [DFT/dft.cpp:50]   --->   Operation 1054 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_1, i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 1055 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1056 [1/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 1056 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1057 [1/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 1057 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1058 [1/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 1058 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1059 [1/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 1059 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1060 [2/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1060 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1061 [2/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1061 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1062 [2/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1062 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1063 [2/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1063 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1064 [3/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1064 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1065 [3/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1065 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1066 [3/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1066 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1067 [3/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1067 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1068 [4/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1068 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1069 [4/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1069 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1070 [4/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1070 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1071 [4/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1071 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1072 [5/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1072 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1073 [5/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1073 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1074 [5/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1074 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1075 [5/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1075 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1076 [6/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1076 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1077 [6/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1077 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1078 [6/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1078 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1079 [6/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1079 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1080 [7/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1080 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1081 [7/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1081 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1082 [7/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1082 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1083 [7/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1083 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1084 [8/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1084 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1085 [8/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1085 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1086 [8/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1086 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1087 [8/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1087 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1088 [9/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1088 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1089 [9/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1089 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1090 [9/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1090 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1091 [9/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1091 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %add6" [DFT/dft.cpp:51]   --->   Operation 1092 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1093 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_1, i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 1093 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1094 [1/1] (0.00ns)   --->   "%bitcast_ln52_1 = bitcast i32 %add7" [DFT/dft.cpp:52]   --->   Operation 1094 'bitcast' 'bitcast_ln52_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1095 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52_1, i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 1095 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1096 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %add8" [DFT/dft.cpp:53]   --->   Operation 1096 'bitcast' 'bitcast_ln53_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1097 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53_1, i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 1097 'store' 'store_ln53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1098 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %add9" [DFT/dft.cpp:54]   --->   Operation 1098 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1099 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %bitcast_ln54_1, i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 1099 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1100 [1/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1100 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1101 [1/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1101 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1102 [1/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1102 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1103 [1/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1103 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1104 [2/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1104 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1105 [2/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1105 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1106 [2/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1106 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1107 [2/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1107 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1108 [3/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1108 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1109 [3/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1109 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1110 [3/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1110 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1111 [3/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1111 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1112 [4/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1112 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1113 [4/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1113 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1114 [4/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1114 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1115 [4/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1115 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1116 [5/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1116 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1117 [5/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1117 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1118 [5/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1118 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1119 [5/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1119 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1120 [6/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1120 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1121 [6/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1121 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1122 [6/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1122 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1123 [6/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1123 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1124 [7/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1124 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1125 [7/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1125 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1126 [7/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1126 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1127 [7/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1127 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1128 [8/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1128 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1129 [8/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1129 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1130 [8/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1130 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1131 [8/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1131 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %add10" [DFT/dft.cpp:55]   --->   Operation 1132 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1133 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %bitcast_ln55_1, i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 1133 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %add11" [DFT/dft.cpp:56]   --->   Operation 1134 'bitcast' 'bitcast_ln56_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1135 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56_1, i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 1135 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %add12" [DFT/dft.cpp:57]   --->   Operation 1136 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1137 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_1, i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 1137 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast i32 %add13" [DFT/dft.cpp:58]   --->   Operation 1138 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1139 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %bitcast_ln58_1, i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 1139 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1140 [1/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1140 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1141 [1/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1141 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1142 [1/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1142 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1143 [1/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1143 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1144 [2/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1144 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1145 [2/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1145 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1146 [2/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1146 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1147 [2/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1147 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1148 [3/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1148 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1149 [3/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1149 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1150 [3/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1150 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1151 [3/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1151 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1152 [4/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1152 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1153 [4/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1153 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1154 [4/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1154 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1155 [4/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1155 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1156 [5/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1156 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1157 [5/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1157 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1158 [5/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1158 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1159 [5/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1159 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1160 [6/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1160 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [6/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1161 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1162 [6/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1162 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1163 [6/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1163 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1164 [7/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1164 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1165 [7/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1165 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1166 [7/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1166 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1167 [7/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1167 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 1168 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %add14" [DFT/dft.cpp:59]   --->   Operation 1168 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1169 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %bitcast_ln59_1, i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 1169 'store' 'store_ln59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1170 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %add15" [DFT/dft.cpp:60]   --->   Operation 1170 'bitcast' 'bitcast_ln60_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1171 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln60_1, i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 1171 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %add16" [DFT/dft.cpp:61]   --->   Operation 1172 'bitcast' 'bitcast_ln61_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1173 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %bitcast_ln61_1, i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 1173 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %add17" [DFT/dft.cpp:62]   --->   Operation 1174 'bitcast' 'bitcast_ln62_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1175 [1/1] (3.25ns)   --->   "%store_ln62 = store i32 %bitcast_ln62_1, i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 1175 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1176 [1/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1176 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1177 [1/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1177 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [1/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1178 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1179 [1/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1179 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1180 [2/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1180 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [2/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1181 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1182 [2/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1182 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1183 [2/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1183 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1184 [3/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1184 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1185 [3/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1185 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1186 [3/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1186 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1187 [3/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1187 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1188 [4/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1188 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1189 [4/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1189 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1190 [4/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1190 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1191 [4/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1191 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1192 [5/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1192 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1193 [5/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1193 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1194 [5/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1194 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1195 [5/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1195 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1196 [6/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1196 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1197 [6/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1197 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1198 [6/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1198 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1199 [6/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1199 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %add18" [DFT/dft.cpp:63]   --->   Operation 1200 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1201 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %bitcast_ln63_1, i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 1201 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %add19" [DFT/dft.cpp:64]   --->   Operation 1202 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1203 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %bitcast_ln64_1, i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 1203 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %add20" [DFT/dft.cpp:65]   --->   Operation 1204 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1205 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %bitcast_ln65_1, i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 1205 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %add21" [DFT/dft.cpp:66]   --->   Operation 1206 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1207 [1/1] (3.25ns)   --->   "%store_ln66 = store i32 %bitcast_ln66_1, i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 1207 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1208 [1/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1208 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1209 [1/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1209 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1210 [1/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1210 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1211 [1/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1211 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1212 [2/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1212 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1213 [2/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1213 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1214 [2/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1214 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1215 [2/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1215 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1216 [3/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1216 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1217 [3/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1217 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1218 [3/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1218 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1219 [3/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1219 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1220 [4/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1220 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1221 [4/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1221 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1222 [4/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1222 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1223 [4/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1223 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1224 [5/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1224 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1225 [5/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1225 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1226 [5/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1226 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1227 [5/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1227 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln67_1 = bitcast i32 %add22" [DFT/dft.cpp:67]   --->   Operation 1228 'bitcast' 'bitcast_ln67_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1229 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 %bitcast_ln67_1, i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 1229 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %add23" [DFT/dft.cpp:68]   --->   Operation 1230 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1231 [1/1] (3.25ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_1, i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 1231 'store' 'store_ln68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i32 %add24" [DFT/dft.cpp:69]   --->   Operation 1232 'bitcast' 'bitcast_ln69_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1233 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %bitcast_ln69_1, i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 1233 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln70_1 = bitcast i32 %add25" [DFT/dft.cpp:70]   --->   Operation 1234 'bitcast' 'bitcast_ln70_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1235 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %bitcast_ln70_1, i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 1235 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1236 [1/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1236 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1237 [1/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1237 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1238 [1/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1238 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1239 [1/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1239 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1240 [2/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1240 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1241 [2/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1241 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1242 [2/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1242 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1243 [2/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1243 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1244 [3/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1244 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1245 [3/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1245 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1246 [3/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1246 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1247 [3/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1247 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1248 [4/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1248 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1249 [4/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1249 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1250 [4/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1250 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1251 [4/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1251 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 1252 [1/1] (0.00ns)   --->   "%bitcast_ln71_1 = bitcast i32 %add26" [DFT/dft.cpp:71]   --->   Operation 1252 'bitcast' 'bitcast_ln71_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1253 [1/1] (3.25ns)   --->   "%store_ln71 = store i32 %bitcast_ln71_1, i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 1253 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i32 %add27" [DFT/dft.cpp:72]   --->   Operation 1254 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1255 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %bitcast_ln72_1, i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 1255 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1256 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %add28" [DFT/dft.cpp:73]   --->   Operation 1256 'bitcast' 'bitcast_ln73_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1257 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %bitcast_ln73_1, i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 1257 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1258 [1/1] (0.00ns)   --->   "%bitcast_ln74_1 = bitcast i32 %add29" [DFT/dft.cpp:74]   --->   Operation 1258 'bitcast' 'bitcast_ln74_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1259 [1/1] (3.25ns)   --->   "%store_ln74 = store i32 %bitcast_ln74_1, i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 1259 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1260 [1/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1260 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1261 [1/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1261 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1262 [1/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1262 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1263 [1/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1263 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1264 [2/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1264 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1265 [2/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1265 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1266 [2/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1266 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1267 [2/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1267 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1268 [3/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1268 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1269 [3/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1269 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1270 [3/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1270 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1271 [3/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1271 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %add30" [DFT/dft.cpp:75]   --->   Operation 1272 'bitcast' 'bitcast_ln75_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (3.25ns)   --->   "%store_ln75 = store i32 %bitcast_ln75_1, i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 1273 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %add31" [DFT/dft.cpp:76]   --->   Operation 1274 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1275 [1/1] (3.25ns)   --->   "%store_ln76 = store i32 %bitcast_ln76_1, i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 1275 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln103_1 = bitcast i32 %add32" [DFT/dft.cpp:103]   --->   Operation 1276 'bitcast' 'bitcast_ln103_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (3.25ns)   --->   "%store_ln103 = store i32 %bitcast_ln103_1, i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 1277 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast i32 %add33" [DFT/dft.cpp:104]   --->   Operation 1278 'bitcast' 'bitcast_ln104_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1279 [1/1] (3.25ns)   --->   "%store_ln104 = store i32 %bitcast_ln104_1, i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 1279 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1280 [1/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1280 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1281 [1/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1281 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1282 [1/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1282 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1283 [1/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1283 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1284 [2/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1284 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1285 [2/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1285 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1286 [2/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1286 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1287 [2/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1287 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 1288 [1/1] (0.00ns)   --->   "%bitcast_ln105_1 = bitcast i32 %add34" [DFT/dft.cpp:105]   --->   Operation 1288 'bitcast' 'bitcast_ln105_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1289 [1/1] (3.25ns)   --->   "%store_ln105 = store i32 %bitcast_ln105_1, i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 1289 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln106_1 = bitcast i32 %add35" [DFT/dft.cpp:106]   --->   Operation 1290 'bitcast' 'bitcast_ln106_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1291 [1/1] (3.25ns)   --->   "%store_ln106 = store i32 %bitcast_ln106_1, i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 1291 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1292 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %add36" [DFT/dft.cpp:107]   --->   Operation 1292 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1293 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %bitcast_ln107_1, i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 1293 'store' 'store_ln107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1294 [1/1] (0.00ns)   --->   "%bitcast_ln108_1 = bitcast i32 %add37" [DFT/dft.cpp:108]   --->   Operation 1294 'bitcast' 'bitcast_ln108_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1295 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 %bitcast_ln108_1, i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 1295 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1296 [1/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1296 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1297 [1/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1297 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1298 [1/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1298 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1299 [1/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1299 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1313 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [DFT/dft.cpp:117]   --->   Operation 1313 'ret' 'ret_ln117' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 1300 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_20_2_str"   --->   Operation 1300 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1301 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 1301 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [DFT/dft.cpp:21]   --->   Operation 1302 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [DFT/dft.cpp:10]   --->   Operation 1303 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln109_1 = bitcast i32 %add38" [DFT/dft.cpp:109]   --->   Operation 1304 'bitcast' 'bitcast_ln109_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1305 [1/1] (3.25ns)   --->   "%store_ln109 = store i32 %bitcast_ln109_1, i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 1305 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %add39" [DFT/dft.cpp:110]   --->   Operation 1306 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1307 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %bitcast_ln110_1, i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 1307 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %add40" [DFT/dft.cpp:111]   --->   Operation 1308 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1309 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %bitcast_ln111_1, i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 1309 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %add41" [DFT/dft.cpp:112]   --->   Operation 1310 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1311 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %bitcast_ln112_1, i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 1311 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body3" [DFT/dft.cpp:20]   --->   Operation 1312 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ real_op_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ real_op_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22cos_coefficients_table_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL22sin_coefficients_table_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                    (alloca           ) [ 01000000000000000000000000000000000]
n                                    (alloca           ) [ 01000000000000000000000000000000000]
indvar_flatten                       (alloca           ) [ 01000000000000000000000000000000000]
spectopmodule_ln5                    (spectopmodule    ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0                      (specbitsmap      ) [ 00000000000000000000000000000000000]
store_ln18                           (store            ) [ 00000000000000000000000000000000000]
store_ln18                           (store            ) [ 00000000000000000000000000000000000]
store_ln18                           (store            ) [ 00000000000000000000000000000000000]
br_ln18                              (br               ) [ 00000000000000000000000000000000000]
indvar_flatten_load                  (load             ) [ 00000000000000000000000000000000000]
icmp_ln18                            (icmp             ) [ 01111111111111111111111111111111110]
add_ln18                             (add              ) [ 00000000000000000000000000000000000]
br_ln18                              (br               ) [ 00000000000000000000000000000000000]
k_load                               (load             ) [ 00000000000000000000000000000000000]
n_load                               (load             ) [ 00000000000000000000000000000000000]
tmp                                  (bitselect        ) [ 00000000000000000000000000000000000]
select_ln18                          (select           ) [ 00000000000000000000000000000000000]
add_ln18_1                           (add              ) [ 00000000000000000000000000000000000]
select_ln18_1                        (select           ) [ 01111100000000000000000000000000000]
trunc_ln18                           (trunc            ) [ 01111111111111100000000000000000000]
trunc_ln23                           (trunc            ) [ 01111000000000000000000000000000000]
zext_ln45_2                          (zext             ) [ 01111000000000000000000000000000000]
icmp_ln78                            (icmp             ) [ 01111111111111111111111110000000000]
add_ln20                             (add              ) [ 00000000000000000000000000000000000]
store_ln20                           (store            ) [ 00000000000000000000000000000000000]
store_ln20                           (store            ) [ 00000000000000000000000000000000000]
store_ln20                           (store            ) [ 00000000000000000000000000000000000]
index0                               (mul              ) [ 01000100000000000000000000000000000]
mul_ln45                             (mul              ) [ 00000000000000000000000000000000000]
tmp_1                                (partselect       ) [ 01000111111110000000000000000000000]
zext_ln18                            (zext             ) [ 00000000000000000000000000000000000]
real_sample_addr                     (getelementptr    ) [ 01000010000000000000000000000000000]
index1                               (add              ) [ 01000010000000000000000000000000000]
index2                               (add              ) [ 01000010000000000000000000000000000]
zext_ln45                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_0_addr  (getelementptr    ) [ 01000010000000000000000000000000000]
p_ZL22sin_coefficients_table_0_addr  (getelementptr    ) [ 01000010000000000000000000000000000]
real_sample_load                     (load             ) [ 01000001000000000000000000000000000]
index3                               (add              ) [ 01000001000000000000000000000000000]
index4                               (add              ) [ 01000001000000000000000000000000000]
p_ZL22cos_coefficients_table_0_load  (load             ) [ 01000001111111000000000000000000000]
p_ZL22sin_coefficients_table_0_load  (load             ) [ 01000001111111000000000000000000000]
zext_ln47                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_1_addr  (getelementptr    ) [ 01000001000000000000000000000000000]
p_ZL22sin_coefficients_table_1_addr  (getelementptr    ) [ 01000001000000000000000000000000000]
zext_ln49                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_2_addr  (getelementptr    ) [ 01000001000000000000000000000000000]
p_ZL22sin_coefficients_table_2_addr  (getelementptr    ) [ 01000001000000000000000000000000000]
bitcast_ln18                         (bitcast          ) [ 01000000111111111111111100000000000]
index5                               (add              ) [ 01000000100000000000000000000000000]
index6                               (add              ) [ 01000000100000000000000000000000000]
p_ZL22cos_coefficients_table_1_load  (load             ) [ 01000000111111100000000000000000000]
p_ZL22sin_coefficients_table_1_load  (load             ) [ 01000000111111100000000000000000000]
p_ZL22cos_coefficients_table_2_load  (load             ) [ 01000000111111100000000000000000000]
p_ZL22sin_coefficients_table_2_load  (load             ) [ 01000000111111100000000000000000000]
zext_ln51                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_3_addr  (getelementptr    ) [ 01000000100000000000000000000000000]
p_ZL22sin_coefficients_table_3_addr  (getelementptr    ) [ 01000000100000000000000000000000000]
zext_ln53                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_4_addr  (getelementptr    ) [ 01000000100000000000000000000000000]
p_ZL22sin_coefficients_table_4_addr  (getelementptr    ) [ 01000000100000000000000000000000000]
index7                               (add              ) [ 01000000010000000000000000000000000]
index8                               (add              ) [ 01000000010000000000000000000000000]
p_ZL22cos_coefficients_table_3_load  (load             ) [ 01000000011111110000000000000000000]
p_ZL22sin_coefficients_table_3_load  (load             ) [ 01000000011111110000000000000000000]
p_ZL22cos_coefficients_table_4_load  (load             ) [ 01000000011111110000000000000000000]
p_ZL22sin_coefficients_table_4_load  (load             ) [ 01000000011111110000000000000000000]
zext_ln55                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_5_addr  (getelementptr    ) [ 01000000010000000000000000000000000]
p_ZL22sin_coefficients_table_5_addr  (getelementptr    ) [ 01000000010000000000000000000000000]
zext_ln57                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_6_addr  (getelementptr    ) [ 01000000010000000000000000000000000]
p_ZL22sin_coefficients_table_6_addr  (getelementptr    ) [ 01000000010000000000000000000000000]
index9                               (add              ) [ 01000000001000000000000000000000000]
index10                              (add              ) [ 01000000001000000000000000000000000]
p_ZL22cos_coefficients_table_5_load  (load             ) [ 01000000001111111000000000000000000]
p_ZL22sin_coefficients_table_5_load  (load             ) [ 01000000001111111000000000000000000]
p_ZL22cos_coefficients_table_6_load  (load             ) [ 01000000001111111000000000000000000]
p_ZL22sin_coefficients_table_6_load  (load             ) [ 01000000001111111000000000000000000]
zext_ln59                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_7_addr  (getelementptr    ) [ 01000000001000000000000000000000000]
p_ZL22sin_coefficients_table_7_addr  (getelementptr    ) [ 01000000001000000000000000000000000]
zext_ln61                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_8_addr  (getelementptr    ) [ 01000000001000000000000000000000000]
p_ZL22sin_coefficients_table_8_addr  (getelementptr    ) [ 01000000001000000000000000000000000]
index11                              (add              ) [ 01000000000100000000000000000000000]
index12                              (add              ) [ 01000000000100000000000000000000000]
p_ZL22cos_coefficients_table_7_load  (load             ) [ 01000000000111111100000000000000000]
p_ZL22sin_coefficients_table_7_load  (load             ) [ 01000000000111111100000000000000000]
p_ZL22cos_coefficients_table_8_load  (load             ) [ 01000000000111111100000000000000000]
p_ZL22sin_coefficients_table_8_load  (load             ) [ 01000000000111111100000000000000000]
zext_ln63                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_9_addr  (getelementptr    ) [ 01000000000100000000000000000000000]
p_ZL22sin_coefficients_table_9_addr  (getelementptr    ) [ 01000000000100000000000000000000000]
zext_ln65                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_10_addr (getelementptr    ) [ 01000000000100000000000000000000000]
p_ZL22sin_coefficients_table_10_addr (getelementptr    ) [ 01000000000100000000000000000000000]
index13                              (add              ) [ 01000000000010000000000000000000000]
index14                              (add              ) [ 01000000000010000000000000000000000]
p_ZL22cos_coefficients_table_9_load  (load             ) [ 01000000000011111110000000000000000]
p_ZL22sin_coefficients_table_9_load  (load             ) [ 01000000000011111110000000000000000]
p_ZL22cos_coefficients_table_10_load (load             ) [ 01000000000011111110000000000000000]
p_ZL22sin_coefficients_table_10_load (load             ) [ 01000000000011111110000000000000000]
zext_ln67                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_11_addr (getelementptr    ) [ 01000000000010000000000000000000000]
p_ZL22sin_coefficients_table_11_addr (getelementptr    ) [ 01000000000010000000000000000000000]
zext_ln69                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_12_addr (getelementptr    ) [ 01000000000010000000000000000000000]
p_ZL22sin_coefficients_table_12_addr (getelementptr    ) [ 01000000000010000000000000000000000]
index15                              (add              ) [ 01000000000001000000000000000000000]
index16                              (add              ) [ 01000000000001000000000000000000000]
zext_ln45_1                          (zext             ) [ 01000000000001111111100000000000000]
real_op_0_addr                       (getelementptr    ) [ 01000000000001111111111110000000000]
imag_op_0_addr                       (getelementptr    ) [ 01000000000001111111111110000000000]
p_ZL22cos_coefficients_table_11_load (load             ) [ 01000000000001111111000000000000000]
p_ZL22sin_coefficients_table_11_load (load             ) [ 01000000000001111111000000000000000]
p_ZL22cos_coefficients_table_12_load (load             ) [ 01000000000001111111000000000000000]
p_ZL22sin_coefficients_table_12_load (load             ) [ 01000000000001111111000000000000000]
zext_ln71                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_13_addr (getelementptr    ) [ 01000000000001000000000000000000000]
p_ZL22sin_coefficients_table_13_addr (getelementptr    ) [ 01000000000001000000000000000000000]
zext_ln73                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_14_addr (getelementptr    ) [ 01000000000001000000000000000000000]
p_ZL22sin_coefficients_table_14_addr (getelementptr    ) [ 01000000000001000000000000000000000]
index17                              (add              ) [ 01000000000000100000000000000000000]
index18                              (add              ) [ 01000000000000100000000000000000000]
mul                                  (fmul             ) [ 01000000000000111111111100000000000]
real_op_0_load                       (load             ) [ 01000000000000100000000000000000000]
mul1                                 (fmul             ) [ 01000000000000111111111100000000000]
imag_op_0_load                       (load             ) [ 01000000000000100000000000000000000]
real_op_1_addr                       (getelementptr    ) [ 01000000000000111111111111000000000]
imag_op_1_addr                       (getelementptr    ) [ 01000000000000111111111111000000000]
real_op_2_addr                       (getelementptr    ) [ 01000000000000111111111111000000000]
imag_op_2_addr                       (getelementptr    ) [ 01000000000000111111111111000000000]
p_ZL22cos_coefficients_table_13_load (load             ) [ 01000000000000111111100000000000000]
p_ZL22sin_coefficients_table_13_load (load             ) [ 01000000000000111111100000000000000]
p_ZL22cos_coefficients_table_14_load (load             ) [ 01000000000000111111100000000000000]
p_ZL22sin_coefficients_table_14_load (load             ) [ 01000000000000111111100000000000000]
zext_ln75                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_15_addr (getelementptr    ) [ 01000000000000100000000000000000000]
p_ZL22sin_coefficients_table_15_addr (getelementptr    ) [ 01000000000000100000000000000000000]
zext_ln91                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_16_addr (getelementptr    ) [ 01000000000000100000000000000000000]
p_ZL22sin_coefficients_table_16_addr (getelementptr    ) [ 01000000000000100000000000000000000]
index19                              (add              ) [ 01000000000000010000000000000000000]
index20                              (add              ) [ 01000000000000010000000000000000000]
bitcast_ln45                         (bitcast          ) [ 01000000000000011111111100000000000]
bitcast_ln46                         (bitcast          ) [ 01000000000000011111111100000000000]
mul2                                 (fmul             ) [ 01000000000000011111111110000000000]
real_op_1_load                       (load             ) [ 01000000000000010000000000000000000]
mul3                                 (fmul             ) [ 01000000000000011111111110000000000]
imag_op_1_load                       (load             ) [ 01000000000000010000000000000000000]
mul4                                 (fmul             ) [ 01000000000000011111111110000000000]
real_op_2_load                       (load             ) [ 01000000000000010000000000000000000]
mul5                                 (fmul             ) [ 01000000000000011111111110000000000]
imag_op_2_load                       (load             ) [ 01000000000000010000000000000000000]
real_op_3_addr                       (getelementptr    ) [ 01000000000000011111111111100000000]
imag_op_3_addr                       (getelementptr    ) [ 01000000000000011111111111100000000]
real_op_4_addr                       (getelementptr    ) [ 01000000000000011111111111100000000]
imag_op_4_addr                       (getelementptr    ) [ 01000000000000011111111111100000000]
p_ZL22cos_coefficients_table_15_load (load             ) [ 01000000000000011111110000000000000]
p_ZL22sin_coefficients_table_15_load (load             ) [ 01000000000000011111110000000000000]
p_ZL22cos_coefficients_table_16_load (load             ) [ 01000000000000011111110000000000000]
p_ZL22sin_coefficients_table_16_load (load             ) [ 01000000000000011111110000000000000]
zext_ln93                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_17_addr (getelementptr    ) [ 01000000000000010000000000000000000]
p_ZL22sin_coefficients_table_17_addr (getelementptr    ) [ 01000000000000010000000000000000000]
zext_ln95                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_18_addr (getelementptr    ) [ 01000000000000010000000000000000000]
p_ZL22sin_coefficients_table_18_addr (getelementptr    ) [ 01000000000000010000000000000000000]
bitcast_ln47                         (bitcast          ) [ 01000000000000001111111110000000000]
bitcast_ln48                         (bitcast          ) [ 01000000000000001111111110000000000]
bitcast_ln49                         (bitcast          ) [ 01000000000000001111111110000000000]
bitcast_ln50                         (bitcast          ) [ 01000000000000001111111110000000000]
mul6                                 (fmul             ) [ 01000000000000001111111111000000000]
real_op_3_load                       (load             ) [ 01000000000000001000000000000000000]
mul7                                 (fmul             ) [ 01000000000000001111111111000000000]
imag_op_3_load                       (load             ) [ 01000000000000001000000000000000000]
mul8                                 (fmul             ) [ 01000000000000001111111111000000000]
real_op_4_load                       (load             ) [ 01000000000000001000000000000000000]
mul9                                 (fmul             ) [ 01000000000000001111111111000000000]
imag_op_4_load                       (load             ) [ 01000000000000001000000000000000000]
real_op_5_addr                       (getelementptr    ) [ 01000000000000001111111111110000000]
imag_op_5_addr                       (getelementptr    ) [ 01000000000000001111111111110000000]
real_op_6_addr                       (getelementptr    ) [ 01000000000000001111111111110000000]
imag_op_6_addr                       (getelementptr    ) [ 01000000000000001111111111110000000]
p_ZL22cos_coefficients_table_17_load (load             ) [ 01000000000000001111111000000000000]
p_ZL22sin_coefficients_table_17_load (load             ) [ 01000000000000001111111000000000000]
p_ZL22cos_coefficients_table_18_load (load             ) [ 01000000000000001111111000000000000]
p_ZL22sin_coefficients_table_18_load (load             ) [ 01000000000000001111111000000000000]
zext_ln97                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_19_addr (getelementptr    ) [ 01000000000000001000000000000000000]
p_ZL22sin_coefficients_table_19_addr (getelementptr    ) [ 01000000000000001000000000000000000]
zext_ln99                            (zext             ) [ 00000000000000000000000000000000000]
p_ZL22cos_coefficients_table_20_addr (getelementptr    ) [ 01000000000000001000000000000000000]
p_ZL22sin_coefficients_table_20_addr (getelementptr    ) [ 01000000000000001000000000000000000]
bitcast_ln51                         (bitcast          ) [ 01000000000000000111111111000000000]
bitcast_ln52                         (bitcast          ) [ 01000000000000000111111111000000000]
bitcast_ln53                         (bitcast          ) [ 01000000000000000111111111000000000]
bitcast_ln54                         (bitcast          ) [ 01000000000000000111111111000000000]
mul10                                (fmul             ) [ 01000000000000000111111111100000000]
real_op_5_load                       (load             ) [ 01000000000000000100000000000000000]
mul11                                (fmul             ) [ 01000000000000000111111111100000000]
imag_op_5_load                       (load             ) [ 01000000000000000100000000000000000]
mul12                                (fmul             ) [ 01000000000000000111111111100000000]
real_op_6_load                       (load             ) [ 01000000000000000100000000000000000]
mul13                                (fmul             ) [ 01000000000000000111111111100000000]
imag_op_6_load                       (load             ) [ 01000000000000000100000000000000000]
real_op_7_addr                       (getelementptr    ) [ 01000000000000000111111111111000000]
imag_op_7_addr                       (getelementptr    ) [ 01000000000000000111111111111000000]
real_op_8_addr                       (getelementptr    ) [ 01000000000000000111111111111000000]
imag_op_8_addr                       (getelementptr    ) [ 01000000000000000111111111111000000]
p_ZL22cos_coefficients_table_19_load (load             ) [ 01000000000000000111111100000000000]
p_ZL22sin_coefficients_table_19_load (load             ) [ 01000000000000000111111100000000000]
p_ZL22cos_coefficients_table_20_load (load             ) [ 01000000000000000111111100000000000]
p_ZL22sin_coefficients_table_20_load (load             ) [ 01000000000000000111111100000000000]
bitcast_ln55                         (bitcast          ) [ 01000000000000000011111111100000000]
bitcast_ln56                         (bitcast          ) [ 01000000000000000011111111100000000]
bitcast_ln57                         (bitcast          ) [ 01000000000000000011111111100000000]
bitcast_ln58                         (bitcast          ) [ 01000000000000000011111111100000000]
mul14                                (fmul             ) [ 01000000000000000011111111110000000]
real_op_7_load                       (load             ) [ 01000000000000000010000000000000000]
mul15                                (fmul             ) [ 01000000000000000011111111110000000]
imag_op_7_load                       (load             ) [ 01000000000000000010000000000000000]
mul16                                (fmul             ) [ 01000000000000000011111111110000000]
real_op_8_load                       (load             ) [ 01000000000000000010000000000000000]
mul17                                (fmul             ) [ 01000000000000000011111111110000000]
imag_op_8_load                       (load             ) [ 01000000000000000010000000000000000]
real_op_9_addr                       (getelementptr    ) [ 01000000000000000011111111111100000]
imag_op_9_addr                       (getelementptr    ) [ 01000000000000000011111111111100000]
real_op_10_addr                      (getelementptr    ) [ 01000000000000000011111111111100000]
imag_op_10_addr                      (getelementptr    ) [ 01000000000000000011111111111100000]
bitcast_ln59                         (bitcast          ) [ 01000000000000000001111111110000000]
bitcast_ln60                         (bitcast          ) [ 01000000000000000001111111110000000]
bitcast_ln61                         (bitcast          ) [ 01000000000000000001111111110000000]
bitcast_ln62                         (bitcast          ) [ 01000000000000000001111111110000000]
mul18                                (fmul             ) [ 01000000000000000001111111111000000]
real_op_9_load                       (load             ) [ 01000000000000000001000000000000000]
mul19                                (fmul             ) [ 01000000000000000001111111111000000]
imag_op_9_load                       (load             ) [ 01000000000000000001000000000000000]
mul20                                (fmul             ) [ 01000000000000000001111111111000000]
real_op_10_load                      (load             ) [ 01000000000000000001000000000000000]
mul21                                (fmul             ) [ 01000000000000000001111111111000000]
imag_op_10_load                      (load             ) [ 01000000000000000001000000000000000]
real_op_11_addr                      (getelementptr    ) [ 01000000000000000001111111111110000]
imag_op_11_addr                      (getelementptr    ) [ 01000000000000000001111111111110000]
real_op_12_addr                      (getelementptr    ) [ 01000000000000000001111111111110000]
imag_op_12_addr                      (getelementptr    ) [ 01000000000000000001111111111110000]
bitcast_ln63                         (bitcast          ) [ 01000000000000000000111111111000000]
bitcast_ln64                         (bitcast          ) [ 01000000000000000000111111111000000]
bitcast_ln65                         (bitcast          ) [ 01000000000000000000111111111000000]
bitcast_ln66                         (bitcast          ) [ 01000000000000000000111111111000000]
mul22                                (fmul             ) [ 01000000000000000000111111111100000]
real_op_11_load                      (load             ) [ 01000000000000000000100000000000000]
mul23                                (fmul             ) [ 01000000000000000000111111111100000]
imag_op_11_load                      (load             ) [ 01000000000000000000100000000000000]
mul24                                (fmul             ) [ 01000000000000000000111111111100000]
real_op_12_load                      (load             ) [ 01000000000000000000100000000000000]
mul25                                (fmul             ) [ 01000000000000000000111111111100000]
imag_op_12_load                      (load             ) [ 01000000000000000000100000000000000]
real_op_13_addr                      (getelementptr    ) [ 01000000000000000000111111111111000]
imag_op_13_addr                      (getelementptr    ) [ 01000000000000000000111111111111000]
real_op_14_addr                      (getelementptr    ) [ 01000000000000000000111111111111000]
imag_op_14_addr                      (getelementptr    ) [ 01000000000000000000111111111111000]
bitcast_ln67                         (bitcast          ) [ 01000000000000000000011111111100000]
bitcast_ln68                         (bitcast          ) [ 01000000000000000000011111111100000]
bitcast_ln69                         (bitcast          ) [ 01000000000000000000011111111100000]
bitcast_ln70                         (bitcast          ) [ 01000000000000000000011111111100000]
mul26                                (fmul             ) [ 01000000000000000000011111111110000]
real_op_13_load                      (load             ) [ 01000000000000000000010000000000000]
mul27                                (fmul             ) [ 01000000000000000000011111111110000]
imag_op_13_load                      (load             ) [ 01000000000000000000010000000000000]
mul28                                (fmul             ) [ 01000000000000000000011111111110000]
real_op_14_load                      (load             ) [ 01000000000000000000010000000000000]
mul29                                (fmul             ) [ 01000000000000000000011111111110000]
imag_op_14_load                      (load             ) [ 01000000000000000000010000000000000]
real_op_15_addr                      (getelementptr    ) [ 01000000000000000000011111111111100]
imag_op_15_addr                      (getelementptr    ) [ 01000000000000000000011111111111100]
real_op_16_addr                      (getelementptr    ) [ 01000000000000000000011111111111100]
imag_op_16_addr                      (getelementptr    ) [ 01000000000000000000011111111111100]
real_op_17_addr                      (getelementptr    ) [ 01000000000000000000011111111111110]
imag_op_17_addr                      (getelementptr    ) [ 01000000000000000000011111111111110]
real_op_18_addr                      (getelementptr    ) [ 01000000000000000000011111111111110]
imag_op_18_addr                      (getelementptr    ) [ 01000000000000000000011111111111110]
real_op_19_addr                      (getelementptr    ) [ 01000000000000000000011111111111111]
imag_op_19_addr                      (getelementptr    ) [ 01000000000000000000011111111111111]
real_op_20_addr                      (getelementptr    ) [ 01000000000000000000011111111111111]
imag_op_20_addr                      (getelementptr    ) [ 01000000000000000000011111111111111]
bitcast_ln71                         (bitcast          ) [ 01000000000000000000001111111110000]
bitcast_ln72                         (bitcast          ) [ 01000000000000000000001111111110000]
bitcast_ln73                         (bitcast          ) [ 01000000000000000000001111111110000]
bitcast_ln74                         (bitcast          ) [ 01000000000000000000001111111110000]
mul30                                (fmul             ) [ 01000000000000000000001111111111000]
real_op_15_load                      (load             ) [ 01000000000000000000001000000000000]
mul31                                (fmul             ) [ 01000000000000000000001111111111000]
imag_op_15_load                      (load             ) [ 01000000000000000000001000000000000]
temp_r16                             (fmul             ) [ 01000000000000000000001000000000000]
temp_i16                             (fmul             ) [ 01000000000000000000001000000000000]
real_op_16_load                      (load             ) [ 01000000000000000000001000000000000]
imag_op_16_load                      (load             ) [ 01000000000000000000001000000000000]
bitcast_ln75                         (bitcast          ) [ 01000000000000000000000111111111000]
bitcast_ln76                         (bitcast          ) [ 01000000000000000000000111111111000]
temp_r17                             (fmul             ) [ 01000000000000000000000100000000000]
temp_i17                             (fmul             ) [ 01000000000000000000000100000000000]
temp_r18                             (fmul             ) [ 01000000000000000000000100000000000]
temp_i18                             (fmul             ) [ 01000000000000000000000100000000000]
temp_r16_1                           (select           ) [ 01000000000000000000000111111111000]
temp_i16_1                           (select           ) [ 01000000000000000000000111111111000]
bitcast_ln103                        (bitcast          ) [ 01000000000000000000000111111111000]
bitcast_ln104                        (bitcast          ) [ 01000000000000000000000111111111000]
real_op_17_load                      (load             ) [ 01000000000000000000000100000000000]
imag_op_17_load                      (load             ) [ 01000000000000000000000100000000000]
real_op_18_load                      (load             ) [ 01000000000000000000000100000000000]
imag_op_18_load                      (load             ) [ 01000000000000000000000100000000000]
add                                  (fadd             ) [ 01000000000000000000000010000000000]
add1                                 (fadd             ) [ 01000000000000000000000010000000000]
temp_r19                             (fmul             ) [ 01000000000000000000000010000000000]
temp_i19                             (fmul             ) [ 01000000000000000000000010000000000]
temp_r20                             (fmul             ) [ 01000000000000000000000010000000000]
temp_i20                             (fmul             ) [ 01000000000000000000000010000000000]
temp_r17_1                           (select           ) [ 01000000000000000000000011111111100]
temp_r18_1                           (select           ) [ 01000000000000000000000011111111100]
temp_i17_1                           (select           ) [ 01000000000000000000000011111111100]
temp_i18_1                           (select           ) [ 01000000000000000000000011111111100]
bitcast_ln105                        (bitcast          ) [ 01000000000000000000000011111111100]
bitcast_ln106                        (bitcast          ) [ 01000000000000000000000011111111100]
bitcast_ln107                        (bitcast          ) [ 01000000000000000000000011111111100]
bitcast_ln108                        (bitcast          ) [ 01000000000000000000000011111111100]
real_op_19_load                      (load             ) [ 01000000000000000000000010000000000]
imag_op_19_load                      (load             ) [ 01000000000000000000000010000000000]
real_op_20_load                      (load             ) [ 01000000000000000000000010000000000]
imag_op_20_load                      (load             ) [ 01000000000000000000000010000000000]
bitcast_ln45_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln45                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln46_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln46                           (store            ) [ 00000000000000000000000000000000000]
add2                                 (fadd             ) [ 01000000000000000000000001000000000]
add3                                 (fadd             ) [ 01000000000000000000000001000000000]
add4                                 (fadd             ) [ 01000000000000000000000001000000000]
add5                                 (fadd             ) [ 01000000000000000000000001000000000]
temp_r19_1                           (select           ) [ 01000000000000000000000001111111110]
temp_r20_1                           (select           ) [ 01000000000000000000000001111111110]
temp_i19_1                           (select           ) [ 01000000000000000000000001111111110]
temp_i20_1                           (select           ) [ 01000000000000000000000001111111110]
bitcast_ln109                        (bitcast          ) [ 01000000000000000000000001111111110]
bitcast_ln110                        (bitcast          ) [ 01000000000000000000000001111111110]
bitcast_ln111                        (bitcast          ) [ 01000000000000000000000001111111110]
bitcast_ln112                        (bitcast          ) [ 01000000000000000000000001111111110]
bitcast_ln47_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln47                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln48_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln48                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln49_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln49                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln50_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln50                           (store            ) [ 00000000000000000000000000000000000]
add6                                 (fadd             ) [ 01000000000000000000000000100000000]
add7                                 (fadd             ) [ 01000000000000000000000000100000000]
add8                                 (fadd             ) [ 01000000000000000000000000100000000]
add9                                 (fadd             ) [ 01000000000000000000000000100000000]
bitcast_ln51_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln51                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln52_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln52                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln53_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln53                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln54_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln54                           (store            ) [ 00000000000000000000000000000000000]
add10                                (fadd             ) [ 01000000000000000000000000010000000]
add11                                (fadd             ) [ 01000000000000000000000000010000000]
add12                                (fadd             ) [ 01000000000000000000000000010000000]
add13                                (fadd             ) [ 01000000000000000000000000010000000]
bitcast_ln55_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln55                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln56_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln56                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln57_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln57                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln58_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln58                           (store            ) [ 00000000000000000000000000000000000]
add14                                (fadd             ) [ 01000000000000000000000000001000000]
add15                                (fadd             ) [ 01000000000000000000000000001000000]
add16                                (fadd             ) [ 01000000000000000000000000001000000]
add17                                (fadd             ) [ 01000000000000000000000000001000000]
bitcast_ln59_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln59                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln60_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln60                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln61_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln61                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln62_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln62                           (store            ) [ 00000000000000000000000000000000000]
add18                                (fadd             ) [ 01000000000000000000000000000100000]
add19                                (fadd             ) [ 01000000000000000000000000000100000]
add20                                (fadd             ) [ 01000000000000000000000000000100000]
add21                                (fadd             ) [ 01000000000000000000000000000100000]
bitcast_ln63_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln63                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln64_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln64                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln65_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln65                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln66_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln66                           (store            ) [ 00000000000000000000000000000000000]
add22                                (fadd             ) [ 01000000000000000000000000000010000]
add23                                (fadd             ) [ 01000000000000000000000000000010000]
add24                                (fadd             ) [ 01000000000000000000000000000010000]
add25                                (fadd             ) [ 01000000000000000000000000000010000]
bitcast_ln67_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln67                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln68_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln68                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln69_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln69                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln70_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln70                           (store            ) [ 00000000000000000000000000000000000]
add26                                (fadd             ) [ 01000000000000000000000000000001000]
add27                                (fadd             ) [ 01000000000000000000000000000001000]
add28                                (fadd             ) [ 01000000000000000000000000000001000]
add29                                (fadd             ) [ 01000000000000000000000000000001000]
bitcast_ln71_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln71                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln72_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln72                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln73_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln73                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln74_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln74                           (store            ) [ 00000000000000000000000000000000000]
add30                                (fadd             ) [ 01000000000000000000000000000000100]
add31                                (fadd             ) [ 01000000000000000000000000000000100]
add32                                (fadd             ) [ 01000000000000000000000000000000100]
add33                                (fadd             ) [ 01000000000000000000000000000000100]
bitcast_ln75_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln75                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln76_1                       (bitcast          ) [ 00000000000000000000000000000000000]
store_ln76                           (store            ) [ 00000000000000000000000000000000000]
bitcast_ln103_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln103                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln104_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln104                          (store            ) [ 00000000000000000000000000000000000]
add34                                (fadd             ) [ 01000000000000000000000000000000010]
add35                                (fadd             ) [ 01000000000000000000000000000000010]
add36                                (fadd             ) [ 01000000000000000000000000000000010]
add37                                (fadd             ) [ 01000000000000000000000000000000010]
bitcast_ln105_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln105                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln106_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln106                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln107_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln107                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln108_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln108                          (store            ) [ 00000000000000000000000000000000000]
add38                                (fadd             ) [ 01000000000000000000000000000000001]
add39                                (fadd             ) [ 01000000000000000000000000000000001]
add40                                (fadd             ) [ 01000000000000000000000000000000001]
add41                                (fadd             ) [ 01000000000000000000000000000000001]
specloopname_ln0                     (specloopname     ) [ 00000000000000000000000000000000000]
empty                                (speclooptripcount) [ 00000000000000000000000000000000000]
specpipeline_ln21                    (specpipeline     ) [ 00000000000000000000000000000000000]
specloopname_ln10                    (specloopname     ) [ 00000000000000000000000000000000000]
bitcast_ln109_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln109                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln110_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln110                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln111_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln111                          (store            ) [ 00000000000000000000000000000000000]
bitcast_ln112_1                      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln112                          (store            ) [ 00000000000000000000000000000000000]
br_ln20                              (br               ) [ 00000000000000000000000000000000000]
ret_ln117                            (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_op_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="real_op_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="real_op_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="real_op_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="real_op_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="real_op_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="real_op_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="real_op_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="real_op_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="real_op_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="real_op_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="real_op_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="real_op_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="real_op_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="real_op_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="real_op_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="real_op_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_16"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="real_op_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_17"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="real_op_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_18"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="real_op_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_19"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="real_op_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op_20"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="imag_op_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="imag_op_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="imag_op_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="imag_op_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="imag_op_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="imag_op_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="imag_op_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="imag_op_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="imag_op_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="imag_op_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="imag_op_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="imag_op_11">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="imag_op_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="imag_op_13">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="imag_op_14">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="imag_op_15">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="imag_op_16">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_16"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="imag_op_17">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_17"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="imag_op_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_18"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="imag_op_19">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_19"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="imag_op_20">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op_20"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZL22cos_coefficients_table_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZL22sin_coefficients_table_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL22cos_coefficients_table_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL22sin_coefficients_table_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL22cos_coefficients_table_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL22sin_coefficients_table_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL22cos_coefficients_table_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL22sin_coefficients_table_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZL22cos_coefficients_table_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL22sin_coefficients_table_4">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL22cos_coefficients_table_5">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL22sin_coefficients_table_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL22cos_coefficients_table_6">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL22sin_coefficients_table_6">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL22cos_coefficients_table_7">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL22sin_coefficients_table_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL22cos_coefficients_table_8">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL22sin_coefficients_table_8">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZL22cos_coefficients_table_9">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZL22sin_coefficients_table_9">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZL22cos_coefficients_table_10">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZL22sin_coefficients_table_10">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZL22cos_coefficients_table_11">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZL22sin_coefficients_table_11">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZL22cos_coefficients_table_12">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZL22sin_coefficients_table_12">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZL22cos_coefficients_table_13">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZL22sin_coefficients_table_13">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZL22cos_coefficients_table_14">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZL22sin_coefficients_table_14">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZL22cos_coefficients_table_15">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZL22sin_coefficients_table_15">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZL22cos_coefficients_table_16">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZL22sin_coefficients_table_16">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZL22cos_coefficients_table_17">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZL22sin_coefficients_table_17">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZL22cos_coefficients_table_18">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZL22sin_coefficients_table_18">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZL22cos_coefficients_table_19">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZL22sin_coefficients_table_19">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZL22cos_coefficients_table_20">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="p_ZL22sin_coefficients_table_20">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_1_VITIS_LOOP_20_2_str"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="k_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="n_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="real_sample_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_sample_addr/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_sample_load/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_ZL22cos_coefficients_table_0_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_0_addr/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_0_load/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_ZL22sin_coefficients_table_0_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_0_addr/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_0_load/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_ZL22cos_coefficients_table_1_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_1_addr/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_1_load/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_ZL22sin_coefficients_table_1_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_1_addr/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_1_load/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_ZL22cos_coefficients_table_2_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_2_addr/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_2_load/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_ZL22sin_coefficients_table_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_2_addr/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_2_load/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_ZL22cos_coefficients_table_3_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="10" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_3_addr/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_3_load/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_ZL22sin_coefficients_table_3_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="10" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_3_addr/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_3_load/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_ZL22cos_coefficients_table_4_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_4_addr/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_4_load/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_ZL22sin_coefficients_table_4_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_4_addr/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_4_load/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_ZL22cos_coefficients_table_5_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_5_addr/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_5_load/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_ZL22sin_coefficients_table_5_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="10" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_5_addr/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_5_load/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_ZL22cos_coefficients_table_6_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="10" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_6_addr/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_6_load/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_ZL22sin_coefficients_table_6_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_6_addr/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_6_load/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_ZL22cos_coefficients_table_7_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="10" slack="0"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_7_addr/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_7_load/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_ZL22sin_coefficients_table_7_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="0"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_7_addr/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_7_load/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_ZL22cos_coefficients_table_8_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="10" slack="0"/>
<pin id="469" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_8_addr/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_8_load/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_ZL22sin_coefficients_table_8_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="10" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_8_addr/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_8_load/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_ZL22cos_coefficients_table_9_addr_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="10" slack="0"/>
<pin id="495" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_9_addr/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_9_load/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_ZL22sin_coefficients_table_9_addr_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="10" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_9_addr/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_9_load/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_ZL22cos_coefficients_table_10_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="10" slack="0"/>
<pin id="521" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_10_addr/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_10_load/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_ZL22sin_coefficients_table_10_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_10_addr/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_10_load/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_ZL22cos_coefficients_table_11_addr_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="10" slack="0"/>
<pin id="547" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_11_addr/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_11_load/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_ZL22sin_coefficients_table_11_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="10" slack="0"/>
<pin id="560" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_11_addr/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_access_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_11_load/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_ZL22cos_coefficients_table_12_addr_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="10" slack="0"/>
<pin id="573" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_12_addr/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_access_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_12_load/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_ZL22sin_coefficients_table_12_addr_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="10" slack="0"/>
<pin id="586" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_12_addr/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_access_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_12_load/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="real_op_0_addr_gep_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="7" slack="0"/>
<pin id="599" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_0_addr/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="12"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="0" slack="0"/>
<pin id="607" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="608" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="610" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_0_load/12 store_ln45/24 "/>
</bind>
</comp>

<comp id="612" class="1004" name="imag_op_0_addr_gep_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_0_addr/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_access_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="12"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="0" slack="0"/>
<pin id="624" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="625" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="627" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_0_load/12 store_ln46/24 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_ZL22cos_coefficients_table_13_addr_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="10" slack="0"/>
<pin id="633" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_13_addr/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_access_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_13_load/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_ZL22sin_coefficients_table_13_addr_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="10" slack="0"/>
<pin id="646" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_13_addr/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_access_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_13_load/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_ZL22cos_coefficients_table_14_addr_gep_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="10" slack="0"/>
<pin id="659" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_14_addr/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_access_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_14_load/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_ZL22sin_coefficients_table_14_addr_gep_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="10" slack="0"/>
<pin id="672" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_14_addr/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_14_load/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="real_op_1_addr_gep_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="7" slack="1"/>
<pin id="685" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_1_addr/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_access_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="12"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="0" slack="0"/>
<pin id="693" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="694" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="692" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="696" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_1_load/13 store_ln47/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="imag_op_1_addr_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="1"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_1_addr/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_access_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="12"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="0" slack="0"/>
<pin id="710" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="711" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="713" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_1_load/13 store_ln48/25 "/>
</bind>
</comp>

<comp id="715" class="1004" name="real_op_2_addr_gep_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="7" slack="1"/>
<pin id="719" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_2_addr/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_access_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="12"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="0" index="2" bw="0" slack="0"/>
<pin id="727" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="728" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="730" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_2_load/13 store_ln49/25 "/>
</bind>
</comp>

<comp id="732" class="1004" name="imag_op_2_addr_gep_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="1"/>
<pin id="736" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_2_addr/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_access_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="12"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="0" slack="0"/>
<pin id="744" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="745" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="747" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_2_load/13 store_ln50/25 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_ZL22cos_coefficients_table_15_addr_gep_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="10" slack="0"/>
<pin id="753" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_15_addr/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_access_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="760" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_15_load/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_ZL22sin_coefficients_table_15_addr_gep_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="10" slack="0"/>
<pin id="766" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_15_addr/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="grp_access_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="773" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_15_load/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="p_ZL22cos_coefficients_table_16_addr_gep_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="10" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_16_addr/13 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_access_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_16_load/13 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_ZL22sin_coefficients_table_16_addr_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="10" slack="0"/>
<pin id="792" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_16_addr/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="grp_access_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="799" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_16_load/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="real_op_3_addr_gep_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="0" index="2" bw="7" slack="2"/>
<pin id="805" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_3_addr/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_access_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="12"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="0" slack="0"/>
<pin id="813" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="814" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="815" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="812" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="816" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_3_load/14 store_ln51/26 "/>
</bind>
</comp>

<comp id="818" class="1004" name="imag_op_3_addr_gep_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="2"/>
<pin id="822" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_3_addr/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="grp_access_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="12"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="0" slack="0"/>
<pin id="830" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="831" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="832" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="829" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="833" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_3_load/14 store_ln52/26 "/>
</bind>
</comp>

<comp id="835" class="1004" name="real_op_4_addr_gep_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="0" index="2" bw="7" slack="2"/>
<pin id="839" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_4_addr/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_access_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="12"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="0" slack="0"/>
<pin id="847" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="848" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="846" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="850" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_4_load/14 store_ln53/26 "/>
</bind>
</comp>

<comp id="852" class="1004" name="imag_op_4_addr_gep_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="0" index="2" bw="7" slack="2"/>
<pin id="856" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_4_addr/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="grp_access_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="12"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="0" slack="0"/>
<pin id="864" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="865" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="866" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="863" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="867" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_4_load/14 store_ln54/26 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_ZL22cos_coefficients_table_17_addr_gep_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="10" slack="0"/>
<pin id="873" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_17_addr/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="grp_access_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="879" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="880" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_17_load/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_ZL22sin_coefficients_table_17_addr_gep_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="0" index="2" bw="10" slack="0"/>
<pin id="886" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_17_addr/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="grp_access_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="892" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="893" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_17_load/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_ZL22cos_coefficients_table_18_addr_gep_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="10" slack="0"/>
<pin id="899" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_18_addr/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="grp_access_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="905" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="906" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_18_load/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="p_ZL22sin_coefficients_table_18_addr_gep_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="0" index="2" bw="10" slack="0"/>
<pin id="912" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_18_addr/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="grp_access_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="918" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="919" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_18_load/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="real_op_5_addr_gep_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="0" index="2" bw="7" slack="3"/>
<pin id="925" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_5_addr/15 "/>
</bind>
</comp>

<comp id="928" class="1004" name="grp_access_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="12"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="0" slack="0"/>
<pin id="933" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="934" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="935" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="932" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="936" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_5_load/15 store_ln55/27 "/>
</bind>
</comp>

<comp id="938" class="1004" name="imag_op_5_addr_gep_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="0" index="2" bw="7" slack="3"/>
<pin id="942" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_5_addr/15 "/>
</bind>
</comp>

<comp id="945" class="1004" name="grp_access_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="12"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="0" index="2" bw="0" slack="0"/>
<pin id="950" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="951" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="949" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="953" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_5_load/15 store_ln56/27 "/>
</bind>
</comp>

<comp id="955" class="1004" name="real_op_6_addr_gep_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="0" index="2" bw="7" slack="3"/>
<pin id="959" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_6_addr/15 "/>
</bind>
</comp>

<comp id="962" class="1004" name="grp_access_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="12"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="0" index="2" bw="0" slack="0"/>
<pin id="967" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="968" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="969" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="966" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="970" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_6_load/15 store_ln57/27 "/>
</bind>
</comp>

<comp id="972" class="1004" name="imag_op_6_addr_gep_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="0" index="2" bw="7" slack="3"/>
<pin id="976" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_6_addr/15 "/>
</bind>
</comp>

<comp id="979" class="1004" name="grp_access_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="12"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="0" slack="0"/>
<pin id="984" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="985" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="986" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="983" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="987" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_6_load/15 store_ln58/27 "/>
</bind>
</comp>

<comp id="989" class="1004" name="p_ZL22cos_coefficients_table_19_addr_gep_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="0" index="2" bw="10" slack="0"/>
<pin id="993" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_19_addr/15 "/>
</bind>
</comp>

<comp id="996" class="1004" name="grp_access_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1000" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_19_load/15 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_ZL22sin_coefficients_table_19_addr_gep_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="10" slack="0"/>
<pin id="1006" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_19_addr/15 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="grp_access_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1013" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_19_load/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="p_ZL22cos_coefficients_table_20_addr_gep_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="0" index="2" bw="10" slack="0"/>
<pin id="1019" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22cos_coefficients_table_20_addr/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="grp_access_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1026" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22cos_coefficients_table_20_load/15 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_ZL22sin_coefficients_table_20_addr_gep_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="0" index="2" bw="10" slack="0"/>
<pin id="1032" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL22sin_coefficients_table_20_addr/15 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="grp_access_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="1039" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL22sin_coefficients_table_20_load/15 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="real_op_7_addr_gep_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="0" index="2" bw="7" slack="4"/>
<pin id="1045" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_7_addr/16 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="grp_access_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="12"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="0" index="2" bw="0" slack="0"/>
<pin id="1053" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1054" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1055" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1052" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1056" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_7_load/16 store_ln59/28 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="imag_op_7_addr_gep_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="0" index="2" bw="7" slack="4"/>
<pin id="1062" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_7_addr/16 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="grp_access_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="12"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="0" index="2" bw="0" slack="0"/>
<pin id="1070" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1071" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1069" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1073" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_7_load/16 store_ln60/28 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="real_op_8_addr_gep_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="0" index="2" bw="7" slack="4"/>
<pin id="1079" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_8_addr/16 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="grp_access_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="12"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="0" index="2" bw="0" slack="0"/>
<pin id="1087" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1088" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1089" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1086" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1090" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_8_load/16 store_ln61/28 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="imag_op_8_addr_gep_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="0" index="2" bw="7" slack="4"/>
<pin id="1096" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_8_addr/16 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="grp_access_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="6" slack="12"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="0" index="2" bw="0" slack="0"/>
<pin id="1104" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1103" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1107" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_8_load/16 store_ln62/28 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="real_op_9_addr_gep_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="0" index="2" bw="7" slack="5"/>
<pin id="1113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_9_addr/17 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="grp_access_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="12"/>
<pin id="1118" dir="0" index="1" bw="32" slack="0"/>
<pin id="1119" dir="0" index="2" bw="0" slack="0"/>
<pin id="1121" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1120" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1124" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_9_load/17 store_ln63/29 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="imag_op_9_addr_gep_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="0" index="2" bw="7" slack="5"/>
<pin id="1130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_9_addr/17 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="grp_access_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="12"/>
<pin id="1135" dir="0" index="1" bw="32" slack="0"/>
<pin id="1136" dir="0" index="2" bw="0" slack="0"/>
<pin id="1138" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1137" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1141" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_9_load/17 store_ln64/29 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="real_op_10_addr_gep_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="0" index="2" bw="7" slack="5"/>
<pin id="1147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_10_addr/17 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="grp_access_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="6" slack="12"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="0" slack="0"/>
<pin id="1155" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1156" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1154" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1158" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_10_load/17 store_ln65/29 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="imag_op_10_addr_gep_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="0" index="2" bw="7" slack="5"/>
<pin id="1164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_10_addr/17 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="grp_access_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="12"/>
<pin id="1169" dir="0" index="1" bw="32" slack="0"/>
<pin id="1170" dir="0" index="2" bw="0" slack="0"/>
<pin id="1172" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1171" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1175" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_10_load/17 store_ln66/29 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="real_op_11_addr_gep_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="0" index="2" bw="7" slack="6"/>
<pin id="1181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_11_addr/18 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="grp_access_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="12"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="0" index="2" bw="0" slack="0"/>
<pin id="1189" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1188" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1192" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_11_load/18 store_ln67/30 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="imag_op_11_addr_gep_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="0" index="2" bw="7" slack="6"/>
<pin id="1198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_11_addr/18 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="grp_access_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="6" slack="12"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="0" index="2" bw="0" slack="0"/>
<pin id="1206" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1205" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1209" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_11_load/18 store_ln68/30 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="real_op_12_addr_gep_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="0" index="2" bw="7" slack="6"/>
<pin id="1215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_12_addr/18 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="grp_access_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="12"/>
<pin id="1220" dir="0" index="1" bw="32" slack="0"/>
<pin id="1221" dir="0" index="2" bw="0" slack="0"/>
<pin id="1223" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1226" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_12_load/18 store_ln69/30 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="imag_op_12_addr_gep_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="0"/>
<pin id="1230" dir="0" index="1" bw="1" slack="0"/>
<pin id="1231" dir="0" index="2" bw="7" slack="6"/>
<pin id="1232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_12_addr/18 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="grp_access_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="6" slack="12"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="0" index="2" bw="0" slack="0"/>
<pin id="1240" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1241" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1239" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1243" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_12_load/18 store_ln70/30 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="real_op_13_addr_gep_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="0" index="2" bw="7" slack="7"/>
<pin id="1249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_13_addr/19 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="grp_access_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="6" slack="12"/>
<pin id="1254" dir="0" index="1" bw="32" slack="0"/>
<pin id="1255" dir="0" index="2" bw="0" slack="0"/>
<pin id="1257" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1256" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1260" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_13_load/19 store_ln71/31 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="imag_op_13_addr_gep_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="0" index="2" bw="7" slack="7"/>
<pin id="1266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_13_addr/19 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="grp_access_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="6" slack="12"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="0" index="2" bw="0" slack="0"/>
<pin id="1274" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1273" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1277" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_13_load/19 store_ln72/31 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="real_op_14_addr_gep_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="0" index="2" bw="7" slack="7"/>
<pin id="1283" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_14_addr/19 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="grp_access_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="6" slack="12"/>
<pin id="1288" dir="0" index="1" bw="32" slack="0"/>
<pin id="1289" dir="0" index="2" bw="0" slack="0"/>
<pin id="1291" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1293" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1290" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1294" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_14_load/19 store_ln73/31 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="imag_op_14_addr_gep_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="0"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="0" index="2" bw="7" slack="7"/>
<pin id="1300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_14_addr/19 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="grp_access_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="6" slack="12"/>
<pin id="1305" dir="0" index="1" bw="32" slack="0"/>
<pin id="1306" dir="0" index="2" bw="0" slack="0"/>
<pin id="1308" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1309" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1307" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1311" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_14_load/19 store_ln74/31 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="real_op_15_addr_gep_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="0" index="2" bw="7" slack="8"/>
<pin id="1317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_15_addr/20 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="grp_access_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="12"/>
<pin id="1322" dir="0" index="1" bw="32" slack="0"/>
<pin id="1323" dir="0" index="2" bw="0" slack="0"/>
<pin id="1325" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1326" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1324" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1328" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_15_load/20 store_ln75/32 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="imag_op_15_addr_gep_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="0"/>
<pin id="1332" dir="0" index="1" bw="1" slack="0"/>
<pin id="1333" dir="0" index="2" bw="7" slack="8"/>
<pin id="1334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_15_addr/20 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="grp_access_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="6" slack="12"/>
<pin id="1339" dir="0" index="1" bw="32" slack="0"/>
<pin id="1340" dir="0" index="2" bw="0" slack="0"/>
<pin id="1342" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1343" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1341" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1345" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_15_load/20 store_ln76/32 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="real_op_16_addr_gep_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="0" index="2" bw="7" slack="8"/>
<pin id="1351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_16_addr/20 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="grp_access_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="12"/>
<pin id="1356" dir="0" index="1" bw="32" slack="0"/>
<pin id="1357" dir="0" index="2" bw="0" slack="0"/>
<pin id="1359" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1360" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1358" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1362" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_16_load/20 store_ln103/32 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="imag_op_16_addr_gep_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="1" slack="0"/>
<pin id="1367" dir="0" index="2" bw="7" slack="8"/>
<pin id="1368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_16_addr/20 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="grp_access_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="12"/>
<pin id="1373" dir="0" index="1" bw="32" slack="0"/>
<pin id="1374" dir="0" index="2" bw="0" slack="0"/>
<pin id="1376" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1377" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1375" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1379" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_16_load/20 store_ln104/32 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="real_op_17_addr_gep_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="0"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="0" index="2" bw="7" slack="8"/>
<pin id="1385" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_17_addr/20 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="imag_op_17_addr_gep_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="0" index="2" bw="7" slack="8"/>
<pin id="1392" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_17_addr/20 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="real_op_18_addr_gep_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="0" index="2" bw="7" slack="8"/>
<pin id="1399" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_18_addr/20 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="imag_op_18_addr_gep_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="0"/>
<pin id="1404" dir="0" index="1" bw="1" slack="0"/>
<pin id="1405" dir="0" index="2" bw="7" slack="8"/>
<pin id="1406" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_18_addr/20 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="real_op_19_addr_gep_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="0"/>
<pin id="1411" dir="0" index="1" bw="1" slack="0"/>
<pin id="1412" dir="0" index="2" bw="7" slack="8"/>
<pin id="1413" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_19_addr/20 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="imag_op_19_addr_gep_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="0"/>
<pin id="1418" dir="0" index="1" bw="1" slack="0"/>
<pin id="1419" dir="0" index="2" bw="7" slack="8"/>
<pin id="1420" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_19_addr/20 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="real_op_20_addr_gep_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="0"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="0" index="2" bw="7" slack="8"/>
<pin id="1427" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_20_addr/20 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="imag_op_20_addr_gep_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="0"/>
<pin id="1432" dir="0" index="1" bw="1" slack="0"/>
<pin id="1433" dir="0" index="2" bw="7" slack="8"/>
<pin id="1434" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_20_addr/20 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="grp_access_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="6" slack="13"/>
<pin id="1439" dir="0" index="1" bw="32" slack="0"/>
<pin id="1440" dir="0" index="2" bw="0" slack="1"/>
<pin id="1442" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1443" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1444" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1441" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1445" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_17_load/21 store_ln105/33 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="grp_access_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="6" slack="13"/>
<pin id="1448" dir="0" index="1" bw="32" slack="0"/>
<pin id="1449" dir="0" index="2" bw="0" slack="1"/>
<pin id="1451" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1452" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1453" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1450" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1454" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_17_load/21 store_ln106/33 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="grp_access_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="6" slack="13"/>
<pin id="1457" dir="0" index="1" bw="32" slack="0"/>
<pin id="1458" dir="0" index="2" bw="0" slack="1"/>
<pin id="1460" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1461" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1462" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1459" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1463" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_18_load/21 store_ln107/33 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="grp_access_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="6" slack="13"/>
<pin id="1466" dir="0" index="1" bw="32" slack="0"/>
<pin id="1467" dir="0" index="2" bw="0" slack="1"/>
<pin id="1469" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1470" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1471" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1468" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1472" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_18_load/21 store_ln108/33 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="grp_access_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="6" slack="14"/>
<pin id="1475" dir="0" index="1" bw="32" slack="0"/>
<pin id="1476" dir="0" index="2" bw="0" slack="2"/>
<pin id="1478" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1479" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1480" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1477" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1481" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_19_load/22 store_ln109/34 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="grp_access_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="6" slack="14"/>
<pin id="1484" dir="0" index="1" bw="32" slack="0"/>
<pin id="1485" dir="0" index="2" bw="0" slack="2"/>
<pin id="1487" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1488" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1489" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1486" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1490" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_19_load/22 store_ln110/34 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="grp_access_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="6" slack="14"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="0" index="2" bw="0" slack="2"/>
<pin id="1496" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1497" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1498" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1495" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1499" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_20_load/22 store_ln111/34 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="grp_access_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="6" slack="14"/>
<pin id="1502" dir="0" index="1" bw="32" slack="0"/>
<pin id="1503" dir="0" index="2" bw="0" slack="2"/>
<pin id="1505" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="1506" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1507" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1504" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="1508" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_20_load/22 store_ln112/34 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="grp_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="0"/>
<pin id="1511" dir="0" index="1" bw="32" slack="1"/>
<pin id="1512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/14 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="grp_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="0"/>
<pin id="1515" dir="0" index="1" bw="32" slack="1"/>
<pin id="1516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/14 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="grp_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="0"/>
<pin id="1519" dir="0" index="1" bw="32" slack="1"/>
<pin id="1520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/15 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="grp_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="32" slack="1"/>
<pin id="1524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/15 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="grp_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="0"/>
<pin id="1527" dir="0" index="1" bw="32" slack="1"/>
<pin id="1528" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add4/15 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="grp_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="1"/>
<pin id="1532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add5/15 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="grp_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="0"/>
<pin id="1535" dir="0" index="1" bw="32" slack="1"/>
<pin id="1536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add6/16 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="grp_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="0"/>
<pin id="1539" dir="0" index="1" bw="32" slack="1"/>
<pin id="1540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add7/16 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="grp_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="0"/>
<pin id="1543" dir="0" index="1" bw="32" slack="1"/>
<pin id="1544" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8/16 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="grp_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="0" index="1" bw="32" slack="1"/>
<pin id="1548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add9/16 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="grp_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="0"/>
<pin id="1551" dir="0" index="1" bw="32" slack="1"/>
<pin id="1552" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add10/17 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="grp_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="0" index="1" bw="32" slack="1"/>
<pin id="1556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add11/17 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="grp_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="0"/>
<pin id="1559" dir="0" index="1" bw="32" slack="1"/>
<pin id="1560" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add12/17 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="grp_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="0"/>
<pin id="1563" dir="0" index="1" bw="32" slack="1"/>
<pin id="1564" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add13/17 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="grp_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="0"/>
<pin id="1567" dir="0" index="1" bw="32" slack="1"/>
<pin id="1568" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add14/18 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="grp_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="0"/>
<pin id="1571" dir="0" index="1" bw="32" slack="1"/>
<pin id="1572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15/18 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="grp_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="0"/>
<pin id="1575" dir="0" index="1" bw="32" slack="1"/>
<pin id="1576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add16/18 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="grp_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="0"/>
<pin id="1579" dir="0" index="1" bw="32" slack="1"/>
<pin id="1580" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add17/18 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="grp_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="0"/>
<pin id="1583" dir="0" index="1" bw="32" slack="1"/>
<pin id="1584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add18/19 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="grp_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="0"/>
<pin id="1587" dir="0" index="1" bw="32" slack="1"/>
<pin id="1588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add19/19 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="grp_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="0"/>
<pin id="1591" dir="0" index="1" bw="32" slack="1"/>
<pin id="1592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add20/19 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="grp_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="0"/>
<pin id="1595" dir="0" index="1" bw="32" slack="1"/>
<pin id="1596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add21/19 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="grp_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="0"/>
<pin id="1599" dir="0" index="1" bw="32" slack="1"/>
<pin id="1600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add22/20 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="grp_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="0"/>
<pin id="1603" dir="0" index="1" bw="32" slack="1"/>
<pin id="1604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add23/20 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="grp_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="0"/>
<pin id="1607" dir="0" index="1" bw="32" slack="1"/>
<pin id="1608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add24/20 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="grp_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="0" index="1" bw="32" slack="1"/>
<pin id="1612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add25/20 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="grp_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="0"/>
<pin id="1615" dir="0" index="1" bw="32" slack="1"/>
<pin id="1616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add26/21 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="grp_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="0" index="1" bw="32" slack="1"/>
<pin id="1620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add27/21 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="grp_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="0"/>
<pin id="1623" dir="0" index="1" bw="32" slack="1"/>
<pin id="1624" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add28/21 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="grp_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="0"/>
<pin id="1627" dir="0" index="1" bw="32" slack="1"/>
<pin id="1628" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add29/21 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="grp_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="0"/>
<pin id="1631" dir="0" index="1" bw="32" slack="1"/>
<pin id="1632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add30/22 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="grp_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="0"/>
<pin id="1635" dir="0" index="1" bw="32" slack="1"/>
<pin id="1636" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31/22 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="grp_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="0"/>
<pin id="1639" dir="0" index="1" bw="32" slack="0"/>
<pin id="1640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add32/22 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="grp_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="0"/>
<pin id="1643" dir="0" index="1" bw="32" slack="0"/>
<pin id="1644" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33/22 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="grp_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="0" index="1" bw="32" slack="0"/>
<pin id="1648" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add34/23 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="grp_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="0"/>
<pin id="1651" dir="0" index="1" bw="32" slack="0"/>
<pin id="1652" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add35/23 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="grp_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="0"/>
<pin id="1655" dir="0" index="1" bw="32" slack="0"/>
<pin id="1656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36/23 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="grp_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="0"/>
<pin id="1659" dir="0" index="1" bw="32" slack="0"/>
<pin id="1660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add37/23 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="grp_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="0"/>
<pin id="1663" dir="0" index="1" bw="32" slack="0"/>
<pin id="1664" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add38/24 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="grp_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="0"/>
<pin id="1667" dir="0" index="1" bw="32" slack="0"/>
<pin id="1668" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add39/24 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="grp_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="0"/>
<pin id="1671" dir="0" index="1" bw="32" slack="0"/>
<pin id="1672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add40/24 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="grp_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="0"/>
<pin id="1675" dir="0" index="1" bw="32" slack="0"/>
<pin id="1676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add41/24 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="grp_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="0"/>
<pin id="1679" dir="0" index="1" bw="32" slack="1"/>
<pin id="1680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="grp_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="0"/>
<pin id="1683" dir="0" index="1" bw="32" slack="1"/>
<pin id="1684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/7 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="grp_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="1"/>
<pin id="1687" dir="0" index="1" bw="32" slack="1"/>
<pin id="1688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/8 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="grp_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="1"/>
<pin id="1691" dir="0" index="1" bw="32" slack="1"/>
<pin id="1692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/8 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="grp_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="0" index="1" bw="32" slack="1"/>
<pin id="1696" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/8 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="grp_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="1"/>
<pin id="1699" dir="0" index="1" bw="32" slack="1"/>
<pin id="1700" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/8 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="grp_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="2"/>
<pin id="1703" dir="0" index="1" bw="32" slack="1"/>
<pin id="1704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6/9 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="grp_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="2"/>
<pin id="1707" dir="0" index="1" bw="32" slack="1"/>
<pin id="1708" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/9 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="grp_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="2"/>
<pin id="1711" dir="0" index="1" bw="32" slack="1"/>
<pin id="1712" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8/9 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="grp_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="2"/>
<pin id="1715" dir="0" index="1" bw="32" slack="1"/>
<pin id="1716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9/9 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="grp_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="3"/>
<pin id="1719" dir="0" index="1" bw="32" slack="1"/>
<pin id="1720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10/10 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="grp_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="3"/>
<pin id="1723" dir="0" index="1" bw="32" slack="1"/>
<pin id="1724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul11/10 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="grp_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="3"/>
<pin id="1727" dir="0" index="1" bw="32" slack="1"/>
<pin id="1728" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul12/10 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="grp_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="3"/>
<pin id="1731" dir="0" index="1" bw="32" slack="1"/>
<pin id="1732" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13/10 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="grp_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="4"/>
<pin id="1735" dir="0" index="1" bw="32" slack="1"/>
<pin id="1736" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul14/11 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="grp_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="4"/>
<pin id="1739" dir="0" index="1" bw="32" slack="1"/>
<pin id="1740" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15/11 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="grp_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="32" slack="4"/>
<pin id="1743" dir="0" index="1" bw="32" slack="1"/>
<pin id="1744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul16/11 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="grp_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="4"/>
<pin id="1747" dir="0" index="1" bw="32" slack="1"/>
<pin id="1748" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul17/11 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="grp_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="5"/>
<pin id="1751" dir="0" index="1" bw="32" slack="1"/>
<pin id="1752" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul18/12 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="grp_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="5"/>
<pin id="1755" dir="0" index="1" bw="32" slack="1"/>
<pin id="1756" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul19/12 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="grp_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="5"/>
<pin id="1759" dir="0" index="1" bw="32" slack="1"/>
<pin id="1760" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul20/12 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="grp_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="5"/>
<pin id="1763" dir="0" index="1" bw="32" slack="1"/>
<pin id="1764" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul21/12 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="grp_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="6"/>
<pin id="1767" dir="0" index="1" bw="32" slack="1"/>
<pin id="1768" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22/13 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="grp_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="6"/>
<pin id="1771" dir="0" index="1" bw="32" slack="1"/>
<pin id="1772" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23/13 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="grp_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="6"/>
<pin id="1775" dir="0" index="1" bw="32" slack="1"/>
<pin id="1776" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24/13 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="grp_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="6"/>
<pin id="1779" dir="0" index="1" bw="32" slack="1"/>
<pin id="1780" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25/13 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="grp_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="7"/>
<pin id="1783" dir="0" index="1" bw="32" slack="1"/>
<pin id="1784" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul26/14 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="grp_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="32" slack="7"/>
<pin id="1787" dir="0" index="1" bw="32" slack="1"/>
<pin id="1788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul27/14 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="grp_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="7"/>
<pin id="1791" dir="0" index="1" bw="32" slack="1"/>
<pin id="1792" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul28/14 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="grp_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="7"/>
<pin id="1795" dir="0" index="1" bw="32" slack="1"/>
<pin id="1796" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul29/14 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="grp_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="8"/>
<pin id="1799" dir="0" index="1" bw="32" slack="1"/>
<pin id="1800" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul30/15 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="grp_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="32" slack="8"/>
<pin id="1803" dir="0" index="1" bw="32" slack="1"/>
<pin id="1804" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul31/15 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="grp_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="8"/>
<pin id="1807" dir="0" index="1" bw="32" slack="1"/>
<pin id="1808" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_r16/15 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="grp_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="32" slack="8"/>
<pin id="1811" dir="0" index="1" bw="32" slack="1"/>
<pin id="1812" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_i16/15 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="grp_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="9"/>
<pin id="1815" dir="0" index="1" bw="32" slack="1"/>
<pin id="1816" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_r17/16 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="grp_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="9"/>
<pin id="1819" dir="0" index="1" bw="32" slack="1"/>
<pin id="1820" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_i17/16 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="grp_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="9"/>
<pin id="1823" dir="0" index="1" bw="32" slack="1"/>
<pin id="1824" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_r18/16 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="grp_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="9"/>
<pin id="1827" dir="0" index="1" bw="32" slack="1"/>
<pin id="1828" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_i18/16 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="grp_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="32" slack="10"/>
<pin id="1831" dir="0" index="1" bw="32" slack="1"/>
<pin id="1832" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_r19/17 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="grp_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="10"/>
<pin id="1835" dir="0" index="1" bw="32" slack="1"/>
<pin id="1836" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_i19/17 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="grp_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="10"/>
<pin id="1839" dir="0" index="1" bw="32" slack="1"/>
<pin id="1840" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_r20/17 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="grp_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="10"/>
<pin id="1843" dir="0" index="1" bw="32" slack="1"/>
<pin id="1844" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_i20/17 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="store_ln18_store_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="1" slack="0"/>
<pin id="1847" dir="0" index="1" bw="16" slack="0"/>
<pin id="1848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="store_ln18_store_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="1" slack="0"/>
<pin id="1852" dir="0" index="1" bw="11" slack="0"/>
<pin id="1853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="store_ln18_store_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="0"/>
<pin id="1857" dir="0" index="1" bw="11" slack="0"/>
<pin id="1858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="indvar_flatten_load_load_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="16" slack="0"/>
<pin id="1862" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="icmp_ln18_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="16" slack="0"/>
<pin id="1865" dir="0" index="1" bw="16" slack="0"/>
<pin id="1866" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="add_ln18_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="16" slack="0"/>
<pin id="1871" dir="0" index="1" bw="1" slack="0"/>
<pin id="1872" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="k_load_load_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="11" slack="0"/>
<pin id="1877" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="n_load_load_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="11" slack="0"/>
<pin id="1880" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="tmp_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="0"/>
<pin id="1883" dir="0" index="1" bw="11" slack="0"/>
<pin id="1884" dir="0" index="2" bw="5" slack="0"/>
<pin id="1885" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="select_ln18_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="0"/>
<pin id="1891" dir="0" index="1" bw="11" slack="0"/>
<pin id="1892" dir="0" index="2" bw="11" slack="0"/>
<pin id="1893" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="add_ln18_1_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="11" slack="0"/>
<pin id="1899" dir="0" index="1" bw="1" slack="0"/>
<pin id="1900" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="select_ln18_1_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="0"/>
<pin id="1905" dir="0" index="1" bw="11" slack="0"/>
<pin id="1906" dir="0" index="2" bw="11" slack="0"/>
<pin id="1907" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="trunc_ln18_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="11" slack="0"/>
<pin id="1913" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="trunc_ln23_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="11" slack="0"/>
<pin id="1917" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="zext_ln45_2_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="11" slack="0"/>
<pin id="1921" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/1 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="icmp_ln78_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="11" slack="0"/>
<pin id="1925" dir="0" index="1" bw="11" slack="0"/>
<pin id="1926" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="add_ln20_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="11" slack="0"/>
<pin id="1931" dir="0" index="1" bw="6" slack="0"/>
<pin id="1932" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="store_ln20_store_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="16" slack="0"/>
<pin id="1937" dir="0" index="1" bw="16" slack="0"/>
<pin id="1938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="store_ln20_store_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="11" slack="0"/>
<pin id="1942" dir="0" index="1" bw="11" slack="0"/>
<pin id="1943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="store_ln20_store_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="11" slack="0"/>
<pin id="1947" dir="0" index="1" bw="11" slack="0"/>
<pin id="1948" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="grp_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="1"/>
<pin id="1952" dir="0" index="1" bw="10" slack="1"/>
<pin id="1953" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="index0/2 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="tmp_1_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="7" slack="0"/>
<pin id="1956" dir="0" index="1" bw="23" slack="0"/>
<pin id="1957" dir="0" index="2" bw="6" slack="0"/>
<pin id="1958" dir="0" index="3" bw="6" slack="0"/>
<pin id="1959" dir="1" index="4" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="zext_ln18_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="11" slack="4"/>
<pin id="1965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="index1_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="10" slack="1"/>
<pin id="1969" dir="0" index="1" bw="10" slack="4"/>
<pin id="1970" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index1/5 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="index2_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="10" slack="0"/>
<pin id="1973" dir="0" index="1" bw="10" slack="4"/>
<pin id="1974" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index2/5 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="zext_ln45_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="10" slack="1"/>
<pin id="1978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="index3_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="10" slack="1"/>
<pin id="1983" dir="0" index="1" bw="10" slack="5"/>
<pin id="1984" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index3/6 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="index4_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="10" slack="0"/>
<pin id="1987" dir="0" index="1" bw="10" slack="5"/>
<pin id="1988" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index4/6 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="zext_ln47_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="10" slack="1"/>
<pin id="1992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/6 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="zext_ln49_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="10" slack="1"/>
<pin id="1997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/6 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="bitcast_ln18_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="32" slack="1"/>
<pin id="2002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/7 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="index5_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="10" slack="1"/>
<pin id="2007" dir="0" index="1" bw="10" slack="6"/>
<pin id="2008" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index5/7 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="index6_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="10" slack="0"/>
<pin id="2011" dir="0" index="1" bw="10" slack="6"/>
<pin id="2012" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index6/7 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="zext_ln51_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="10" slack="1"/>
<pin id="2016" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/7 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="zext_ln53_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="10" slack="1"/>
<pin id="2021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/7 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="index7_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="10" slack="1"/>
<pin id="2026" dir="0" index="1" bw="10" slack="7"/>
<pin id="2027" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index7/8 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="index8_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="10" slack="0"/>
<pin id="2030" dir="0" index="1" bw="10" slack="7"/>
<pin id="2031" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index8/8 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="zext_ln55_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="10" slack="1"/>
<pin id="2035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/8 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="zext_ln57_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="10" slack="1"/>
<pin id="2040" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/8 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="index9_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="10" slack="1"/>
<pin id="2045" dir="0" index="1" bw="10" slack="8"/>
<pin id="2046" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index9/9 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="index10_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="10" slack="0"/>
<pin id="2049" dir="0" index="1" bw="10" slack="8"/>
<pin id="2050" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index10/9 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="zext_ln59_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="10" slack="1"/>
<pin id="2054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/9 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="zext_ln61_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="10" slack="1"/>
<pin id="2059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/9 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="index11_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="10" slack="1"/>
<pin id="2064" dir="0" index="1" bw="10" slack="9"/>
<pin id="2065" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index11/10 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="index12_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="10" slack="0"/>
<pin id="2068" dir="0" index="1" bw="10" slack="9"/>
<pin id="2069" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index12/10 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="zext_ln63_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="10" slack="1"/>
<pin id="2073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/10 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="zext_ln65_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="10" slack="1"/>
<pin id="2078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/10 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="index13_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="10" slack="1"/>
<pin id="2083" dir="0" index="1" bw="10" slack="10"/>
<pin id="2084" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index13/11 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="index14_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="10" slack="0"/>
<pin id="2087" dir="0" index="1" bw="10" slack="10"/>
<pin id="2088" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index14/11 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="zext_ln67_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="10" slack="1"/>
<pin id="2092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/11 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="zext_ln69_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="10" slack="1"/>
<pin id="2097" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/11 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="index15_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="10" slack="1"/>
<pin id="2102" dir="0" index="1" bw="10" slack="11"/>
<pin id="2103" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index15/12 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="index16_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="10" slack="0"/>
<pin id="2106" dir="0" index="1" bw="10" slack="11"/>
<pin id="2107" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index16/12 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="zext_ln45_1_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="7" slack="8"/>
<pin id="2111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/12 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="zext_ln71_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="10" slack="1"/>
<pin id="2116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/12 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="zext_ln73_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="10" slack="1"/>
<pin id="2121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/12 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="index17_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="10" slack="1"/>
<pin id="2126" dir="0" index="1" bw="10" slack="12"/>
<pin id="2127" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index17/13 "/>
</bind>
</comp>

<comp id="2128" class="1004" name="index18_fu_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="10" slack="0"/>
<pin id="2130" dir="0" index="1" bw="10" slack="12"/>
<pin id="2131" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index18/13 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="zext_ln75_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="10" slack="1"/>
<pin id="2135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/13 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="zext_ln91_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="10" slack="1"/>
<pin id="2140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/13 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="index19_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="10" slack="1"/>
<pin id="2145" dir="0" index="1" bw="10" slack="13"/>
<pin id="2146" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index19/14 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="index20_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="10" slack="0"/>
<pin id="2149" dir="0" index="1" bw="10" slack="13"/>
<pin id="2150" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index20/14 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="bitcast_ln45_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="32" slack="1"/>
<pin id="2154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/14 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="bitcast_ln46_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="1"/>
<pin id="2158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/14 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="zext_ln93_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="10" slack="1"/>
<pin id="2162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/14 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="zext_ln95_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="10" slack="1"/>
<pin id="2167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/14 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="bitcast_ln47_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="32" slack="1"/>
<pin id="2172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/15 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="bitcast_ln48_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="32" slack="1"/>
<pin id="2176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48/15 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="bitcast_ln49_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="32" slack="1"/>
<pin id="2180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/15 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="bitcast_ln50_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="32" slack="1"/>
<pin id="2184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/15 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="zext_ln97_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="10" slack="1"/>
<pin id="2188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/15 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="zext_ln99_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="10" slack="1"/>
<pin id="2193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/15 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="bitcast_ln51_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="32" slack="1"/>
<pin id="2198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/16 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="bitcast_ln52_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="32" slack="1"/>
<pin id="2202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52/16 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="bitcast_ln53_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="1"/>
<pin id="2206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/16 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="bitcast_ln54_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="32" slack="1"/>
<pin id="2210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/16 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="bitcast_ln55_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="32" slack="1"/>
<pin id="2214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/17 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="bitcast_ln56_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="32" slack="1"/>
<pin id="2218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/17 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="bitcast_ln57_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="32" slack="1"/>
<pin id="2222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/17 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="bitcast_ln58_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/17 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="bitcast_ln59_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="1"/>
<pin id="2230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/18 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="bitcast_ln60_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="32" slack="1"/>
<pin id="2234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/18 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="bitcast_ln61_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="32" slack="1"/>
<pin id="2238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/18 "/>
</bind>
</comp>

<comp id="2240" class="1004" name="bitcast_ln62_fu_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="32" slack="1"/>
<pin id="2242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/18 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="bitcast_ln63_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="32" slack="1"/>
<pin id="2246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/19 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="bitcast_ln64_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="32" slack="1"/>
<pin id="2250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/19 "/>
</bind>
</comp>

<comp id="2252" class="1004" name="bitcast_ln65_fu_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="32" slack="1"/>
<pin id="2254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/19 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="bitcast_ln66_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="1"/>
<pin id="2258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/19 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="bitcast_ln67_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="32" slack="1"/>
<pin id="2262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln67/20 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="bitcast_ln68_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="32" slack="1"/>
<pin id="2266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68/20 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="bitcast_ln69_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="1"/>
<pin id="2270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/20 "/>
</bind>
</comp>

<comp id="2272" class="1004" name="bitcast_ln70_fu_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="32" slack="1"/>
<pin id="2274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln70/20 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="bitcast_ln71_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="32" slack="1"/>
<pin id="2278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71/21 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="bitcast_ln72_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="1"/>
<pin id="2282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72/21 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="bitcast_ln73_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="32" slack="1"/>
<pin id="2286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73/21 "/>
</bind>
</comp>

<comp id="2288" class="1004" name="bitcast_ln74_fu_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="32" slack="1"/>
<pin id="2290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/21 "/>
</bind>
</comp>

<comp id="2292" class="1004" name="bitcast_ln75_fu_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="32" slack="1"/>
<pin id="2294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/22 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="bitcast_ln76_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="32" slack="1"/>
<pin id="2298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/22 "/>
</bind>
</comp>

<comp id="2300" class="1004" name="temp_r16_1_fu_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="1" slack="21"/>
<pin id="2302" dir="0" index="1" bw="32" slack="0"/>
<pin id="2303" dir="0" index="2" bw="32" slack="1"/>
<pin id="2304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_r16_1/22 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="temp_i16_1_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="21"/>
<pin id="2309" dir="0" index="1" bw="32" slack="0"/>
<pin id="2310" dir="0" index="2" bw="32" slack="1"/>
<pin id="2311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_i16_1/22 "/>
</bind>
</comp>

<comp id="2314" class="1004" name="bitcast_ln103_fu_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="32" slack="1"/>
<pin id="2316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln103/22 "/>
</bind>
</comp>

<comp id="2318" class="1004" name="bitcast_ln104_fu_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="32" slack="1"/>
<pin id="2320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104/22 "/>
</bind>
</comp>

<comp id="2322" class="1004" name="temp_r17_1_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="1" slack="22"/>
<pin id="2324" dir="0" index="1" bw="32" slack="0"/>
<pin id="2325" dir="0" index="2" bw="32" slack="1"/>
<pin id="2326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_r17_1/23 "/>
</bind>
</comp>

<comp id="2329" class="1004" name="temp_r18_1_fu_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="1" slack="22"/>
<pin id="2331" dir="0" index="1" bw="32" slack="0"/>
<pin id="2332" dir="0" index="2" bw="32" slack="1"/>
<pin id="2333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_r18_1/23 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="temp_i17_1_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="1" slack="22"/>
<pin id="2338" dir="0" index="1" bw="32" slack="0"/>
<pin id="2339" dir="0" index="2" bw="32" slack="1"/>
<pin id="2340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_i17_1/23 "/>
</bind>
</comp>

<comp id="2343" class="1004" name="temp_i18_1_fu_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="1" slack="22"/>
<pin id="2345" dir="0" index="1" bw="32" slack="0"/>
<pin id="2346" dir="0" index="2" bw="32" slack="1"/>
<pin id="2347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_i18_1/23 "/>
</bind>
</comp>

<comp id="2350" class="1004" name="bitcast_ln105_fu_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="32" slack="1"/>
<pin id="2352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln105/23 "/>
</bind>
</comp>

<comp id="2354" class="1004" name="bitcast_ln106_fu_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="32" slack="1"/>
<pin id="2356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln106/23 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="bitcast_ln107_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="32" slack="1"/>
<pin id="2360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/23 "/>
</bind>
</comp>

<comp id="2362" class="1004" name="bitcast_ln108_fu_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="32" slack="1"/>
<pin id="2364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln108/23 "/>
</bind>
</comp>

<comp id="2366" class="1004" name="bitcast_ln45_1_fu_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="32" slack="1"/>
<pin id="2368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_1/24 "/>
</bind>
</comp>

<comp id="2370" class="1004" name="bitcast_ln46_1_fu_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="32" slack="1"/>
<pin id="2372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_1/24 "/>
</bind>
</comp>

<comp id="2374" class="1004" name="temp_r19_1_fu_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="1" slack="23"/>
<pin id="2376" dir="0" index="1" bw="32" slack="0"/>
<pin id="2377" dir="0" index="2" bw="32" slack="1"/>
<pin id="2378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_r19_1/24 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="temp_r20_1_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="1" slack="23"/>
<pin id="2383" dir="0" index="1" bw="32" slack="0"/>
<pin id="2384" dir="0" index="2" bw="32" slack="1"/>
<pin id="2385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_r20_1/24 "/>
</bind>
</comp>

<comp id="2388" class="1004" name="temp_i19_1_fu_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="1" slack="23"/>
<pin id="2390" dir="0" index="1" bw="32" slack="0"/>
<pin id="2391" dir="0" index="2" bw="32" slack="1"/>
<pin id="2392" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_i19_1/24 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="temp_i20_1_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="1" slack="23"/>
<pin id="2397" dir="0" index="1" bw="32" slack="0"/>
<pin id="2398" dir="0" index="2" bw="32" slack="1"/>
<pin id="2399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_i20_1/24 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="bitcast_ln109_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="32" slack="1"/>
<pin id="2404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln109/24 "/>
</bind>
</comp>

<comp id="2406" class="1004" name="bitcast_ln110_fu_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="32" slack="1"/>
<pin id="2408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/24 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="bitcast_ln111_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="32" slack="1"/>
<pin id="2412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/24 "/>
</bind>
</comp>

<comp id="2414" class="1004" name="bitcast_ln112_fu_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="32" slack="1"/>
<pin id="2416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/24 "/>
</bind>
</comp>

<comp id="2418" class="1004" name="bitcast_ln47_1_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="32" slack="1"/>
<pin id="2420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/25 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="bitcast_ln48_1_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="32" slack="1"/>
<pin id="2424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48_1/25 "/>
</bind>
</comp>

<comp id="2426" class="1004" name="bitcast_ln49_1_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="32" slack="1"/>
<pin id="2428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49_1/25 "/>
</bind>
</comp>

<comp id="2430" class="1004" name="bitcast_ln50_1_fu_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="32" slack="1"/>
<pin id="2432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_1/25 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="bitcast_ln51_1_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="32" slack="1"/>
<pin id="2436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/26 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="bitcast_ln52_1_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="32" slack="1"/>
<pin id="2440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52_1/26 "/>
</bind>
</comp>

<comp id="2442" class="1004" name="bitcast_ln53_1_fu_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="32" slack="1"/>
<pin id="2444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53_1/26 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="bitcast_ln54_1_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="32" slack="1"/>
<pin id="2448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54_1/26 "/>
</bind>
</comp>

<comp id="2450" class="1004" name="bitcast_ln55_1_fu_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="32" slack="1"/>
<pin id="2452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_1/27 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="bitcast_ln56_1_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="32" slack="1"/>
<pin id="2456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56_1/27 "/>
</bind>
</comp>

<comp id="2458" class="1004" name="bitcast_ln57_1_fu_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="32" slack="1"/>
<pin id="2460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_1/27 "/>
</bind>
</comp>

<comp id="2462" class="1004" name="bitcast_ln58_1_fu_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="32" slack="1"/>
<pin id="2464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58_1/27 "/>
</bind>
</comp>

<comp id="2466" class="1004" name="bitcast_ln59_1_fu_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="32" slack="1"/>
<pin id="2468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/28 "/>
</bind>
</comp>

<comp id="2470" class="1004" name="bitcast_ln60_1_fu_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="32" slack="1"/>
<pin id="2472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60_1/28 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="bitcast_ln61_1_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="32" slack="1"/>
<pin id="2476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_1/28 "/>
</bind>
</comp>

<comp id="2478" class="1004" name="bitcast_ln62_1_fu_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="32" slack="1"/>
<pin id="2480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62_1/28 "/>
</bind>
</comp>

<comp id="2482" class="1004" name="bitcast_ln63_1_fu_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="32" slack="1"/>
<pin id="2484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_1/29 "/>
</bind>
</comp>

<comp id="2486" class="1004" name="bitcast_ln64_1_fu_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="32" slack="1"/>
<pin id="2488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/29 "/>
</bind>
</comp>

<comp id="2490" class="1004" name="bitcast_ln65_1_fu_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="32" slack="1"/>
<pin id="2492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_1/29 "/>
</bind>
</comp>

<comp id="2494" class="1004" name="bitcast_ln66_1_fu_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="32" slack="1"/>
<pin id="2496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/29 "/>
</bind>
</comp>

<comp id="2498" class="1004" name="bitcast_ln67_1_fu_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="32" slack="1"/>
<pin id="2500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln67_1/30 "/>
</bind>
</comp>

<comp id="2502" class="1004" name="bitcast_ln68_1_fu_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="32" slack="1"/>
<pin id="2504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_1/30 "/>
</bind>
</comp>

<comp id="2506" class="1004" name="bitcast_ln69_1_fu_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="32" slack="1"/>
<pin id="2508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69_1/30 "/>
</bind>
</comp>

<comp id="2510" class="1004" name="bitcast_ln70_1_fu_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="32" slack="1"/>
<pin id="2512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln70_1/30 "/>
</bind>
</comp>

<comp id="2514" class="1004" name="bitcast_ln71_1_fu_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="32" slack="1"/>
<pin id="2516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71_1/31 "/>
</bind>
</comp>

<comp id="2518" class="1004" name="bitcast_ln72_1_fu_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="32" slack="1"/>
<pin id="2520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_1/31 "/>
</bind>
</comp>

<comp id="2522" class="1004" name="bitcast_ln73_1_fu_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="32" slack="1"/>
<pin id="2524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73_1/31 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="bitcast_ln74_1_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="32" slack="1"/>
<pin id="2528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74_1/31 "/>
</bind>
</comp>

<comp id="2530" class="1004" name="bitcast_ln75_1_fu_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="32" slack="1"/>
<pin id="2532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_1/32 "/>
</bind>
</comp>

<comp id="2534" class="1004" name="bitcast_ln76_1_fu_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="32" slack="1"/>
<pin id="2536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_1/32 "/>
</bind>
</comp>

<comp id="2538" class="1004" name="bitcast_ln103_1_fu_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="32" slack="1"/>
<pin id="2540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln103_1/32 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="bitcast_ln104_1_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="32" slack="1"/>
<pin id="2544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104_1/32 "/>
</bind>
</comp>

<comp id="2546" class="1004" name="bitcast_ln105_1_fu_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="32" slack="1"/>
<pin id="2548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln105_1/33 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="bitcast_ln106_1_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="32" slack="1"/>
<pin id="2552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln106_1/33 "/>
</bind>
</comp>

<comp id="2554" class="1004" name="bitcast_ln107_1_fu_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="32" slack="1"/>
<pin id="2556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_1/33 "/>
</bind>
</comp>

<comp id="2558" class="1004" name="bitcast_ln108_1_fu_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="32" slack="1"/>
<pin id="2560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln108_1/33 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="bitcast_ln109_1_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="32" slack="1"/>
<pin id="2564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln109_1/34 "/>
</bind>
</comp>

<comp id="2566" class="1004" name="bitcast_ln110_1_fu_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="32" slack="1"/>
<pin id="2568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/34 "/>
</bind>
</comp>

<comp id="2570" class="1004" name="bitcast_ln111_1_fu_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="32" slack="1"/>
<pin id="2572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/34 "/>
</bind>
</comp>

<comp id="2574" class="1004" name="bitcast_ln112_1_fu_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="32" slack="1"/>
<pin id="2576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/34 "/>
</bind>
</comp>

<comp id="2578" class="1007" name="grp_fu_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="11" slack="0"/>
<pin id="2580" dir="0" index="1" bw="12" slack="0"/>
<pin id="2581" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/1 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="k_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="11" slack="0"/>
<pin id="2587" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2592" class="1005" name="n_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="11" slack="0"/>
<pin id="2594" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="2599" class="1005" name="indvar_flatten_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="16" slack="0"/>
<pin id="2601" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="2606" class="1005" name="icmp_ln18_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="1" slack="32"/>
<pin id="2608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="2610" class="1005" name="select_ln18_1_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="11" slack="4"/>
<pin id="2612" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="2615" class="1005" name="trunc_ln18_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="10" slack="1"/>
<pin id="2617" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="trunc_ln23_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="10" slack="1"/>
<pin id="2642" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="zext_ln45_2_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="23" slack="1"/>
<pin id="2647" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45_2 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="icmp_ln78_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="1" slack="12"/>
<pin id="2652" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="2664" class="1005" name="index0_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="10" slack="1"/>
<pin id="2666" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index0 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="tmp_1_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="7" slack="8"/>
<pin id="2672" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="real_sample_addr_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="10" slack="1"/>
<pin id="2677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_sample_addr "/>
</bind>
</comp>

<comp id="2680" class="1005" name="index1_reg_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="10" slack="1"/>
<pin id="2682" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index1 "/>
</bind>
</comp>

<comp id="2685" class="1005" name="index2_reg_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="10" slack="1"/>
<pin id="2687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index2 "/>
</bind>
</comp>

<comp id="2691" class="1005" name="p_ZL22cos_coefficients_table_0_addr_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="10" slack="1"/>
<pin id="2693" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_0_addr "/>
</bind>
</comp>

<comp id="2696" class="1005" name="p_ZL22sin_coefficients_table_0_addr_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="10" slack="1"/>
<pin id="2698" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_0_addr "/>
</bind>
</comp>

<comp id="2701" class="1005" name="real_sample_load_reg_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="32" slack="1"/>
<pin id="2703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sample_load "/>
</bind>
</comp>

<comp id="2706" class="1005" name="index3_reg_2706">
<pin_list>
<pin id="2707" dir="0" index="0" bw="10" slack="1"/>
<pin id="2708" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index3 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="index4_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="10" slack="1"/>
<pin id="2713" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index4 "/>
</bind>
</comp>

<comp id="2717" class="1005" name="p_ZL22cos_coefficients_table_0_load_reg_2717">
<pin_list>
<pin id="2718" dir="0" index="0" bw="32" slack="1"/>
<pin id="2719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_0_load "/>
</bind>
</comp>

<comp id="2722" class="1005" name="p_ZL22sin_coefficients_table_0_load_reg_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="32" slack="1"/>
<pin id="2724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_0_load "/>
</bind>
</comp>

<comp id="2727" class="1005" name="p_ZL22cos_coefficients_table_1_addr_reg_2727">
<pin_list>
<pin id="2728" dir="0" index="0" bw="10" slack="1"/>
<pin id="2729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_1_addr "/>
</bind>
</comp>

<comp id="2732" class="1005" name="p_ZL22sin_coefficients_table_1_addr_reg_2732">
<pin_list>
<pin id="2733" dir="0" index="0" bw="10" slack="1"/>
<pin id="2734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_1_addr "/>
</bind>
</comp>

<comp id="2737" class="1005" name="p_ZL22cos_coefficients_table_2_addr_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="10" slack="1"/>
<pin id="2739" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_2_addr "/>
</bind>
</comp>

<comp id="2742" class="1005" name="p_ZL22sin_coefficients_table_2_addr_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="10" slack="1"/>
<pin id="2744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_2_addr "/>
</bind>
</comp>

<comp id="2747" class="1005" name="bitcast_ln18_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="32" slack="1"/>
<pin id="2749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="2793" class="1005" name="index5_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="10" slack="1"/>
<pin id="2795" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index5 "/>
</bind>
</comp>

<comp id="2798" class="1005" name="index6_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="10" slack="1"/>
<pin id="2800" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index6 "/>
</bind>
</comp>

<comp id="2804" class="1005" name="p_ZL22cos_coefficients_table_1_load_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="32" slack="1"/>
<pin id="2806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_1_load "/>
</bind>
</comp>

<comp id="2809" class="1005" name="p_ZL22sin_coefficients_table_1_load_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="32" slack="1"/>
<pin id="2811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_1_load "/>
</bind>
</comp>

<comp id="2814" class="1005" name="p_ZL22cos_coefficients_table_2_load_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="32" slack="1"/>
<pin id="2816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_2_load "/>
</bind>
</comp>

<comp id="2819" class="1005" name="p_ZL22sin_coefficients_table_2_load_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="32" slack="1"/>
<pin id="2821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_2_load "/>
</bind>
</comp>

<comp id="2824" class="1005" name="p_ZL22cos_coefficients_table_3_addr_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="10" slack="1"/>
<pin id="2826" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_3_addr "/>
</bind>
</comp>

<comp id="2829" class="1005" name="p_ZL22sin_coefficients_table_3_addr_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="10" slack="1"/>
<pin id="2831" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_3_addr "/>
</bind>
</comp>

<comp id="2834" class="1005" name="p_ZL22cos_coefficients_table_4_addr_reg_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="10" slack="1"/>
<pin id="2836" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_4_addr "/>
</bind>
</comp>

<comp id="2839" class="1005" name="p_ZL22sin_coefficients_table_4_addr_reg_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="10" slack="1"/>
<pin id="2841" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_4_addr "/>
</bind>
</comp>

<comp id="2844" class="1005" name="index7_reg_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="10" slack="1"/>
<pin id="2846" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index7 "/>
</bind>
</comp>

<comp id="2849" class="1005" name="index8_reg_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="10" slack="1"/>
<pin id="2851" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index8 "/>
</bind>
</comp>

<comp id="2855" class="1005" name="p_ZL22cos_coefficients_table_3_load_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="32" slack="1"/>
<pin id="2857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_3_load "/>
</bind>
</comp>

<comp id="2860" class="1005" name="p_ZL22sin_coefficients_table_3_load_reg_2860">
<pin_list>
<pin id="2861" dir="0" index="0" bw="32" slack="1"/>
<pin id="2862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_3_load "/>
</bind>
</comp>

<comp id="2865" class="1005" name="p_ZL22cos_coefficients_table_4_load_reg_2865">
<pin_list>
<pin id="2866" dir="0" index="0" bw="32" slack="1"/>
<pin id="2867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_4_load "/>
</bind>
</comp>

<comp id="2870" class="1005" name="p_ZL22sin_coefficients_table_4_load_reg_2870">
<pin_list>
<pin id="2871" dir="0" index="0" bw="32" slack="1"/>
<pin id="2872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_4_load "/>
</bind>
</comp>

<comp id="2875" class="1005" name="p_ZL22cos_coefficients_table_5_addr_reg_2875">
<pin_list>
<pin id="2876" dir="0" index="0" bw="10" slack="1"/>
<pin id="2877" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_5_addr "/>
</bind>
</comp>

<comp id="2880" class="1005" name="p_ZL22sin_coefficients_table_5_addr_reg_2880">
<pin_list>
<pin id="2881" dir="0" index="0" bw="10" slack="1"/>
<pin id="2882" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_5_addr "/>
</bind>
</comp>

<comp id="2885" class="1005" name="p_ZL22cos_coefficients_table_6_addr_reg_2885">
<pin_list>
<pin id="2886" dir="0" index="0" bw="10" slack="1"/>
<pin id="2887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_6_addr "/>
</bind>
</comp>

<comp id="2890" class="1005" name="p_ZL22sin_coefficients_table_6_addr_reg_2890">
<pin_list>
<pin id="2891" dir="0" index="0" bw="10" slack="1"/>
<pin id="2892" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_6_addr "/>
</bind>
</comp>

<comp id="2895" class="1005" name="index9_reg_2895">
<pin_list>
<pin id="2896" dir="0" index="0" bw="10" slack="1"/>
<pin id="2897" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index9 "/>
</bind>
</comp>

<comp id="2900" class="1005" name="index10_reg_2900">
<pin_list>
<pin id="2901" dir="0" index="0" bw="10" slack="1"/>
<pin id="2902" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index10 "/>
</bind>
</comp>

<comp id="2906" class="1005" name="p_ZL22cos_coefficients_table_5_load_reg_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="32" slack="1"/>
<pin id="2908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_5_load "/>
</bind>
</comp>

<comp id="2911" class="1005" name="p_ZL22sin_coefficients_table_5_load_reg_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="32" slack="1"/>
<pin id="2913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_5_load "/>
</bind>
</comp>

<comp id="2916" class="1005" name="p_ZL22cos_coefficients_table_6_load_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="32" slack="1"/>
<pin id="2918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_6_load "/>
</bind>
</comp>

<comp id="2921" class="1005" name="p_ZL22sin_coefficients_table_6_load_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="32" slack="1"/>
<pin id="2923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_6_load "/>
</bind>
</comp>

<comp id="2926" class="1005" name="p_ZL22cos_coefficients_table_7_addr_reg_2926">
<pin_list>
<pin id="2927" dir="0" index="0" bw="10" slack="1"/>
<pin id="2928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_7_addr "/>
</bind>
</comp>

<comp id="2931" class="1005" name="p_ZL22sin_coefficients_table_7_addr_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="10" slack="1"/>
<pin id="2933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_7_addr "/>
</bind>
</comp>

<comp id="2936" class="1005" name="p_ZL22cos_coefficients_table_8_addr_reg_2936">
<pin_list>
<pin id="2937" dir="0" index="0" bw="10" slack="1"/>
<pin id="2938" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_8_addr "/>
</bind>
</comp>

<comp id="2941" class="1005" name="p_ZL22sin_coefficients_table_8_addr_reg_2941">
<pin_list>
<pin id="2942" dir="0" index="0" bw="10" slack="1"/>
<pin id="2943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_8_addr "/>
</bind>
</comp>

<comp id="2946" class="1005" name="index11_reg_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="10" slack="1"/>
<pin id="2948" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index11 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="index12_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="10" slack="1"/>
<pin id="2953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index12 "/>
</bind>
</comp>

<comp id="2957" class="1005" name="p_ZL22cos_coefficients_table_7_load_reg_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="32" slack="1"/>
<pin id="2959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_7_load "/>
</bind>
</comp>

<comp id="2962" class="1005" name="p_ZL22sin_coefficients_table_7_load_reg_2962">
<pin_list>
<pin id="2963" dir="0" index="0" bw="32" slack="1"/>
<pin id="2964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_7_load "/>
</bind>
</comp>

<comp id="2967" class="1005" name="p_ZL22cos_coefficients_table_8_load_reg_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="32" slack="1"/>
<pin id="2969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_8_load "/>
</bind>
</comp>

<comp id="2972" class="1005" name="p_ZL22sin_coefficients_table_8_load_reg_2972">
<pin_list>
<pin id="2973" dir="0" index="0" bw="32" slack="1"/>
<pin id="2974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_8_load "/>
</bind>
</comp>

<comp id="2977" class="1005" name="p_ZL22cos_coefficients_table_9_addr_reg_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="10" slack="1"/>
<pin id="2979" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_9_addr "/>
</bind>
</comp>

<comp id="2982" class="1005" name="p_ZL22sin_coefficients_table_9_addr_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="10" slack="1"/>
<pin id="2984" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_9_addr "/>
</bind>
</comp>

<comp id="2987" class="1005" name="p_ZL22cos_coefficients_table_10_addr_reg_2987">
<pin_list>
<pin id="2988" dir="0" index="0" bw="10" slack="1"/>
<pin id="2989" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_10_addr "/>
</bind>
</comp>

<comp id="2992" class="1005" name="p_ZL22sin_coefficients_table_10_addr_reg_2992">
<pin_list>
<pin id="2993" dir="0" index="0" bw="10" slack="1"/>
<pin id="2994" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_10_addr "/>
</bind>
</comp>

<comp id="2997" class="1005" name="index13_reg_2997">
<pin_list>
<pin id="2998" dir="0" index="0" bw="10" slack="1"/>
<pin id="2999" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index13 "/>
</bind>
</comp>

<comp id="3002" class="1005" name="index14_reg_3002">
<pin_list>
<pin id="3003" dir="0" index="0" bw="10" slack="1"/>
<pin id="3004" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index14 "/>
</bind>
</comp>

<comp id="3008" class="1005" name="p_ZL22cos_coefficients_table_9_load_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="32" slack="1"/>
<pin id="3010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_9_load "/>
</bind>
</comp>

<comp id="3013" class="1005" name="p_ZL22sin_coefficients_table_9_load_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="32" slack="1"/>
<pin id="3015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_9_load "/>
</bind>
</comp>

<comp id="3018" class="1005" name="p_ZL22cos_coefficients_table_10_load_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="32" slack="1"/>
<pin id="3020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_10_load "/>
</bind>
</comp>

<comp id="3023" class="1005" name="p_ZL22sin_coefficients_table_10_load_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="32" slack="1"/>
<pin id="3025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_10_load "/>
</bind>
</comp>

<comp id="3028" class="1005" name="p_ZL22cos_coefficients_table_11_addr_reg_3028">
<pin_list>
<pin id="3029" dir="0" index="0" bw="10" slack="1"/>
<pin id="3030" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_11_addr "/>
</bind>
</comp>

<comp id="3033" class="1005" name="p_ZL22sin_coefficients_table_11_addr_reg_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="10" slack="1"/>
<pin id="3035" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_11_addr "/>
</bind>
</comp>

<comp id="3038" class="1005" name="p_ZL22cos_coefficients_table_12_addr_reg_3038">
<pin_list>
<pin id="3039" dir="0" index="0" bw="10" slack="1"/>
<pin id="3040" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_12_addr "/>
</bind>
</comp>

<comp id="3043" class="1005" name="p_ZL22sin_coefficients_table_12_addr_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="10" slack="1"/>
<pin id="3045" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_12_addr "/>
</bind>
</comp>

<comp id="3048" class="1005" name="index15_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="10" slack="1"/>
<pin id="3050" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index15 "/>
</bind>
</comp>

<comp id="3053" class="1005" name="index16_reg_3053">
<pin_list>
<pin id="3054" dir="0" index="0" bw="10" slack="1"/>
<pin id="3055" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index16 "/>
</bind>
</comp>

<comp id="3059" class="1005" name="zext_ln45_1_reg_3059">
<pin_list>
<pin id="3060" dir="0" index="0" bw="64" slack="1"/>
<pin id="3061" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45_1 "/>
</bind>
</comp>

<comp id="3103" class="1005" name="real_op_0_addr_reg_3103">
<pin_list>
<pin id="3104" dir="0" index="0" bw="6" slack="1"/>
<pin id="3105" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_0_addr "/>
</bind>
</comp>

<comp id="3109" class="1005" name="imag_op_0_addr_reg_3109">
<pin_list>
<pin id="3110" dir="0" index="0" bw="6" slack="1"/>
<pin id="3111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_0_addr "/>
</bind>
</comp>

<comp id="3115" class="1005" name="p_ZL22cos_coefficients_table_11_load_reg_3115">
<pin_list>
<pin id="3116" dir="0" index="0" bw="32" slack="1"/>
<pin id="3117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_11_load "/>
</bind>
</comp>

<comp id="3120" class="1005" name="p_ZL22sin_coefficients_table_11_load_reg_3120">
<pin_list>
<pin id="3121" dir="0" index="0" bw="32" slack="1"/>
<pin id="3122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_11_load "/>
</bind>
</comp>

<comp id="3125" class="1005" name="p_ZL22cos_coefficients_table_12_load_reg_3125">
<pin_list>
<pin id="3126" dir="0" index="0" bw="32" slack="1"/>
<pin id="3127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_12_load "/>
</bind>
</comp>

<comp id="3130" class="1005" name="p_ZL22sin_coefficients_table_12_load_reg_3130">
<pin_list>
<pin id="3131" dir="0" index="0" bw="32" slack="1"/>
<pin id="3132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_12_load "/>
</bind>
</comp>

<comp id="3135" class="1005" name="p_ZL22cos_coefficients_table_13_addr_reg_3135">
<pin_list>
<pin id="3136" dir="0" index="0" bw="10" slack="1"/>
<pin id="3137" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_13_addr "/>
</bind>
</comp>

<comp id="3140" class="1005" name="p_ZL22sin_coefficients_table_13_addr_reg_3140">
<pin_list>
<pin id="3141" dir="0" index="0" bw="10" slack="1"/>
<pin id="3142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_13_addr "/>
</bind>
</comp>

<comp id="3145" class="1005" name="p_ZL22cos_coefficients_table_14_addr_reg_3145">
<pin_list>
<pin id="3146" dir="0" index="0" bw="10" slack="1"/>
<pin id="3147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_14_addr "/>
</bind>
</comp>

<comp id="3150" class="1005" name="p_ZL22sin_coefficients_table_14_addr_reg_3150">
<pin_list>
<pin id="3151" dir="0" index="0" bw="10" slack="1"/>
<pin id="3152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_14_addr "/>
</bind>
</comp>

<comp id="3155" class="1005" name="index17_reg_3155">
<pin_list>
<pin id="3156" dir="0" index="0" bw="10" slack="1"/>
<pin id="3157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index17 "/>
</bind>
</comp>

<comp id="3160" class="1005" name="index18_reg_3160">
<pin_list>
<pin id="3161" dir="0" index="0" bw="10" slack="1"/>
<pin id="3162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index18 "/>
</bind>
</comp>

<comp id="3166" class="1005" name="mul_reg_3166">
<pin_list>
<pin id="3167" dir="0" index="0" bw="32" slack="1"/>
<pin id="3168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="3171" class="1005" name="real_op_0_load_reg_3171">
<pin_list>
<pin id="3172" dir="0" index="0" bw="32" slack="1"/>
<pin id="3173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_0_load "/>
</bind>
</comp>

<comp id="3176" class="1005" name="mul1_reg_3176">
<pin_list>
<pin id="3177" dir="0" index="0" bw="32" slack="1"/>
<pin id="3178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="3181" class="1005" name="imag_op_0_load_reg_3181">
<pin_list>
<pin id="3182" dir="0" index="0" bw="32" slack="1"/>
<pin id="3183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_0_load "/>
</bind>
</comp>

<comp id="3186" class="1005" name="real_op_1_addr_reg_3186">
<pin_list>
<pin id="3187" dir="0" index="0" bw="6" slack="1"/>
<pin id="3188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_1_addr "/>
</bind>
</comp>

<comp id="3192" class="1005" name="imag_op_1_addr_reg_3192">
<pin_list>
<pin id="3193" dir="0" index="0" bw="6" slack="1"/>
<pin id="3194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_1_addr "/>
</bind>
</comp>

<comp id="3198" class="1005" name="real_op_2_addr_reg_3198">
<pin_list>
<pin id="3199" dir="0" index="0" bw="6" slack="1"/>
<pin id="3200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_2_addr "/>
</bind>
</comp>

<comp id="3204" class="1005" name="imag_op_2_addr_reg_3204">
<pin_list>
<pin id="3205" dir="0" index="0" bw="6" slack="1"/>
<pin id="3206" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_2_addr "/>
</bind>
</comp>

<comp id="3210" class="1005" name="p_ZL22cos_coefficients_table_13_load_reg_3210">
<pin_list>
<pin id="3211" dir="0" index="0" bw="32" slack="1"/>
<pin id="3212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_13_load "/>
</bind>
</comp>

<comp id="3215" class="1005" name="p_ZL22sin_coefficients_table_13_load_reg_3215">
<pin_list>
<pin id="3216" dir="0" index="0" bw="32" slack="1"/>
<pin id="3217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_13_load "/>
</bind>
</comp>

<comp id="3220" class="1005" name="p_ZL22cos_coefficients_table_14_load_reg_3220">
<pin_list>
<pin id="3221" dir="0" index="0" bw="32" slack="1"/>
<pin id="3222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_14_load "/>
</bind>
</comp>

<comp id="3225" class="1005" name="p_ZL22sin_coefficients_table_14_load_reg_3225">
<pin_list>
<pin id="3226" dir="0" index="0" bw="32" slack="1"/>
<pin id="3227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_14_load "/>
</bind>
</comp>

<comp id="3230" class="1005" name="p_ZL22cos_coefficients_table_15_addr_reg_3230">
<pin_list>
<pin id="3231" dir="0" index="0" bw="10" slack="1"/>
<pin id="3232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_15_addr "/>
</bind>
</comp>

<comp id="3235" class="1005" name="p_ZL22sin_coefficients_table_15_addr_reg_3235">
<pin_list>
<pin id="3236" dir="0" index="0" bw="10" slack="1"/>
<pin id="3237" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_15_addr "/>
</bind>
</comp>

<comp id="3240" class="1005" name="p_ZL22cos_coefficients_table_16_addr_reg_3240">
<pin_list>
<pin id="3241" dir="0" index="0" bw="10" slack="1"/>
<pin id="3242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_16_addr "/>
</bind>
</comp>

<comp id="3245" class="1005" name="p_ZL22sin_coefficients_table_16_addr_reg_3245">
<pin_list>
<pin id="3246" dir="0" index="0" bw="10" slack="1"/>
<pin id="3247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_16_addr "/>
</bind>
</comp>

<comp id="3250" class="1005" name="index19_reg_3250">
<pin_list>
<pin id="3251" dir="0" index="0" bw="10" slack="1"/>
<pin id="3252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index19 "/>
</bind>
</comp>

<comp id="3255" class="1005" name="index20_reg_3255">
<pin_list>
<pin id="3256" dir="0" index="0" bw="10" slack="1"/>
<pin id="3257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index20 "/>
</bind>
</comp>

<comp id="3260" class="1005" name="bitcast_ln45_reg_3260">
<pin_list>
<pin id="3261" dir="0" index="0" bw="32" slack="1"/>
<pin id="3262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

<comp id="3265" class="1005" name="bitcast_ln46_reg_3265">
<pin_list>
<pin id="3266" dir="0" index="0" bw="32" slack="1"/>
<pin id="3267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="3270" class="1005" name="mul2_reg_3270">
<pin_list>
<pin id="3271" dir="0" index="0" bw="32" slack="1"/>
<pin id="3272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="3275" class="1005" name="real_op_1_load_reg_3275">
<pin_list>
<pin id="3276" dir="0" index="0" bw="32" slack="1"/>
<pin id="3277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_1_load "/>
</bind>
</comp>

<comp id="3280" class="1005" name="mul3_reg_3280">
<pin_list>
<pin id="3281" dir="0" index="0" bw="32" slack="1"/>
<pin id="3282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="3285" class="1005" name="imag_op_1_load_reg_3285">
<pin_list>
<pin id="3286" dir="0" index="0" bw="32" slack="1"/>
<pin id="3287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_1_load "/>
</bind>
</comp>

<comp id="3290" class="1005" name="mul4_reg_3290">
<pin_list>
<pin id="3291" dir="0" index="0" bw="32" slack="1"/>
<pin id="3292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="3295" class="1005" name="real_op_2_load_reg_3295">
<pin_list>
<pin id="3296" dir="0" index="0" bw="32" slack="1"/>
<pin id="3297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_2_load "/>
</bind>
</comp>

<comp id="3300" class="1005" name="mul5_reg_3300">
<pin_list>
<pin id="3301" dir="0" index="0" bw="32" slack="1"/>
<pin id="3302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="3305" class="1005" name="imag_op_2_load_reg_3305">
<pin_list>
<pin id="3306" dir="0" index="0" bw="32" slack="1"/>
<pin id="3307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_2_load "/>
</bind>
</comp>

<comp id="3310" class="1005" name="real_op_3_addr_reg_3310">
<pin_list>
<pin id="3311" dir="0" index="0" bw="6" slack="1"/>
<pin id="3312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_3_addr "/>
</bind>
</comp>

<comp id="3316" class="1005" name="imag_op_3_addr_reg_3316">
<pin_list>
<pin id="3317" dir="0" index="0" bw="6" slack="1"/>
<pin id="3318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_3_addr "/>
</bind>
</comp>

<comp id="3322" class="1005" name="real_op_4_addr_reg_3322">
<pin_list>
<pin id="3323" dir="0" index="0" bw="6" slack="1"/>
<pin id="3324" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_4_addr "/>
</bind>
</comp>

<comp id="3328" class="1005" name="imag_op_4_addr_reg_3328">
<pin_list>
<pin id="3329" dir="0" index="0" bw="6" slack="1"/>
<pin id="3330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_4_addr "/>
</bind>
</comp>

<comp id="3334" class="1005" name="p_ZL22cos_coefficients_table_15_load_reg_3334">
<pin_list>
<pin id="3335" dir="0" index="0" bw="32" slack="1"/>
<pin id="3336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_15_load "/>
</bind>
</comp>

<comp id="3339" class="1005" name="p_ZL22sin_coefficients_table_15_load_reg_3339">
<pin_list>
<pin id="3340" dir="0" index="0" bw="32" slack="1"/>
<pin id="3341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_15_load "/>
</bind>
</comp>

<comp id="3344" class="1005" name="p_ZL22cos_coefficients_table_16_load_reg_3344">
<pin_list>
<pin id="3345" dir="0" index="0" bw="32" slack="1"/>
<pin id="3346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_16_load "/>
</bind>
</comp>

<comp id="3349" class="1005" name="p_ZL22sin_coefficients_table_16_load_reg_3349">
<pin_list>
<pin id="3350" dir="0" index="0" bw="32" slack="1"/>
<pin id="3351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_16_load "/>
</bind>
</comp>

<comp id="3354" class="1005" name="p_ZL22cos_coefficients_table_17_addr_reg_3354">
<pin_list>
<pin id="3355" dir="0" index="0" bw="10" slack="1"/>
<pin id="3356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_17_addr "/>
</bind>
</comp>

<comp id="3359" class="1005" name="p_ZL22sin_coefficients_table_17_addr_reg_3359">
<pin_list>
<pin id="3360" dir="0" index="0" bw="10" slack="1"/>
<pin id="3361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_17_addr "/>
</bind>
</comp>

<comp id="3364" class="1005" name="p_ZL22cos_coefficients_table_18_addr_reg_3364">
<pin_list>
<pin id="3365" dir="0" index="0" bw="10" slack="1"/>
<pin id="3366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_18_addr "/>
</bind>
</comp>

<comp id="3369" class="1005" name="p_ZL22sin_coefficients_table_18_addr_reg_3369">
<pin_list>
<pin id="3370" dir="0" index="0" bw="10" slack="1"/>
<pin id="3371" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_18_addr "/>
</bind>
</comp>

<comp id="3374" class="1005" name="bitcast_ln47_reg_3374">
<pin_list>
<pin id="3375" dir="0" index="0" bw="32" slack="1"/>
<pin id="3376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47 "/>
</bind>
</comp>

<comp id="3379" class="1005" name="bitcast_ln48_reg_3379">
<pin_list>
<pin id="3380" dir="0" index="0" bw="32" slack="1"/>
<pin id="3381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln48 "/>
</bind>
</comp>

<comp id="3384" class="1005" name="bitcast_ln49_reg_3384">
<pin_list>
<pin id="3385" dir="0" index="0" bw="32" slack="1"/>
<pin id="3386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln49 "/>
</bind>
</comp>

<comp id="3389" class="1005" name="bitcast_ln50_reg_3389">
<pin_list>
<pin id="3390" dir="0" index="0" bw="32" slack="1"/>
<pin id="3391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50 "/>
</bind>
</comp>

<comp id="3394" class="1005" name="mul6_reg_3394">
<pin_list>
<pin id="3395" dir="0" index="0" bw="32" slack="1"/>
<pin id="3396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="3399" class="1005" name="real_op_3_load_reg_3399">
<pin_list>
<pin id="3400" dir="0" index="0" bw="32" slack="1"/>
<pin id="3401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_3_load "/>
</bind>
</comp>

<comp id="3404" class="1005" name="mul7_reg_3404">
<pin_list>
<pin id="3405" dir="0" index="0" bw="32" slack="1"/>
<pin id="3406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="3409" class="1005" name="imag_op_3_load_reg_3409">
<pin_list>
<pin id="3410" dir="0" index="0" bw="32" slack="1"/>
<pin id="3411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_3_load "/>
</bind>
</comp>

<comp id="3414" class="1005" name="mul8_reg_3414">
<pin_list>
<pin id="3415" dir="0" index="0" bw="32" slack="1"/>
<pin id="3416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="3419" class="1005" name="real_op_4_load_reg_3419">
<pin_list>
<pin id="3420" dir="0" index="0" bw="32" slack="1"/>
<pin id="3421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_4_load "/>
</bind>
</comp>

<comp id="3424" class="1005" name="mul9_reg_3424">
<pin_list>
<pin id="3425" dir="0" index="0" bw="32" slack="1"/>
<pin id="3426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="3429" class="1005" name="imag_op_4_load_reg_3429">
<pin_list>
<pin id="3430" dir="0" index="0" bw="32" slack="1"/>
<pin id="3431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_4_load "/>
</bind>
</comp>

<comp id="3434" class="1005" name="real_op_5_addr_reg_3434">
<pin_list>
<pin id="3435" dir="0" index="0" bw="6" slack="1"/>
<pin id="3436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_5_addr "/>
</bind>
</comp>

<comp id="3440" class="1005" name="imag_op_5_addr_reg_3440">
<pin_list>
<pin id="3441" dir="0" index="0" bw="6" slack="1"/>
<pin id="3442" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_5_addr "/>
</bind>
</comp>

<comp id="3446" class="1005" name="real_op_6_addr_reg_3446">
<pin_list>
<pin id="3447" dir="0" index="0" bw="6" slack="1"/>
<pin id="3448" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_6_addr "/>
</bind>
</comp>

<comp id="3452" class="1005" name="imag_op_6_addr_reg_3452">
<pin_list>
<pin id="3453" dir="0" index="0" bw="6" slack="1"/>
<pin id="3454" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_6_addr "/>
</bind>
</comp>

<comp id="3458" class="1005" name="p_ZL22cos_coefficients_table_17_load_reg_3458">
<pin_list>
<pin id="3459" dir="0" index="0" bw="32" slack="1"/>
<pin id="3460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_17_load "/>
</bind>
</comp>

<comp id="3463" class="1005" name="p_ZL22sin_coefficients_table_17_load_reg_3463">
<pin_list>
<pin id="3464" dir="0" index="0" bw="32" slack="1"/>
<pin id="3465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_17_load "/>
</bind>
</comp>

<comp id="3468" class="1005" name="p_ZL22cos_coefficients_table_18_load_reg_3468">
<pin_list>
<pin id="3469" dir="0" index="0" bw="32" slack="1"/>
<pin id="3470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_18_load "/>
</bind>
</comp>

<comp id="3473" class="1005" name="p_ZL22sin_coefficients_table_18_load_reg_3473">
<pin_list>
<pin id="3474" dir="0" index="0" bw="32" slack="1"/>
<pin id="3475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_18_load "/>
</bind>
</comp>

<comp id="3478" class="1005" name="p_ZL22cos_coefficients_table_19_addr_reg_3478">
<pin_list>
<pin id="3479" dir="0" index="0" bw="10" slack="1"/>
<pin id="3480" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_19_addr "/>
</bind>
</comp>

<comp id="3483" class="1005" name="p_ZL22sin_coefficients_table_19_addr_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="10" slack="1"/>
<pin id="3485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_19_addr "/>
</bind>
</comp>

<comp id="3488" class="1005" name="p_ZL22cos_coefficients_table_20_addr_reg_3488">
<pin_list>
<pin id="3489" dir="0" index="0" bw="10" slack="1"/>
<pin id="3490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_20_addr "/>
</bind>
</comp>

<comp id="3493" class="1005" name="p_ZL22sin_coefficients_table_20_addr_reg_3493">
<pin_list>
<pin id="3494" dir="0" index="0" bw="10" slack="1"/>
<pin id="3495" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_20_addr "/>
</bind>
</comp>

<comp id="3498" class="1005" name="bitcast_ln51_reg_3498">
<pin_list>
<pin id="3499" dir="0" index="0" bw="32" slack="1"/>
<pin id="3500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="3503" class="1005" name="bitcast_ln52_reg_3503">
<pin_list>
<pin id="3504" dir="0" index="0" bw="32" slack="1"/>
<pin id="3505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln52 "/>
</bind>
</comp>

<comp id="3508" class="1005" name="bitcast_ln53_reg_3508">
<pin_list>
<pin id="3509" dir="0" index="0" bw="32" slack="1"/>
<pin id="3510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

<comp id="3513" class="1005" name="bitcast_ln54_reg_3513">
<pin_list>
<pin id="3514" dir="0" index="0" bw="32" slack="1"/>
<pin id="3515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln54 "/>
</bind>
</comp>

<comp id="3518" class="1005" name="mul10_reg_3518">
<pin_list>
<pin id="3519" dir="0" index="0" bw="32" slack="1"/>
<pin id="3520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10 "/>
</bind>
</comp>

<comp id="3523" class="1005" name="real_op_5_load_reg_3523">
<pin_list>
<pin id="3524" dir="0" index="0" bw="32" slack="1"/>
<pin id="3525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_5_load "/>
</bind>
</comp>

<comp id="3528" class="1005" name="mul11_reg_3528">
<pin_list>
<pin id="3529" dir="0" index="0" bw="32" slack="1"/>
<pin id="3530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul11 "/>
</bind>
</comp>

<comp id="3533" class="1005" name="imag_op_5_load_reg_3533">
<pin_list>
<pin id="3534" dir="0" index="0" bw="32" slack="1"/>
<pin id="3535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_5_load "/>
</bind>
</comp>

<comp id="3538" class="1005" name="mul12_reg_3538">
<pin_list>
<pin id="3539" dir="0" index="0" bw="32" slack="1"/>
<pin id="3540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul12 "/>
</bind>
</comp>

<comp id="3543" class="1005" name="real_op_6_load_reg_3543">
<pin_list>
<pin id="3544" dir="0" index="0" bw="32" slack="1"/>
<pin id="3545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_6_load "/>
</bind>
</comp>

<comp id="3548" class="1005" name="mul13_reg_3548">
<pin_list>
<pin id="3549" dir="0" index="0" bw="32" slack="1"/>
<pin id="3550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13 "/>
</bind>
</comp>

<comp id="3553" class="1005" name="imag_op_6_load_reg_3553">
<pin_list>
<pin id="3554" dir="0" index="0" bw="32" slack="1"/>
<pin id="3555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_6_load "/>
</bind>
</comp>

<comp id="3558" class="1005" name="real_op_7_addr_reg_3558">
<pin_list>
<pin id="3559" dir="0" index="0" bw="6" slack="1"/>
<pin id="3560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_7_addr "/>
</bind>
</comp>

<comp id="3564" class="1005" name="imag_op_7_addr_reg_3564">
<pin_list>
<pin id="3565" dir="0" index="0" bw="6" slack="1"/>
<pin id="3566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_7_addr "/>
</bind>
</comp>

<comp id="3570" class="1005" name="real_op_8_addr_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="6" slack="1"/>
<pin id="3572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_8_addr "/>
</bind>
</comp>

<comp id="3576" class="1005" name="imag_op_8_addr_reg_3576">
<pin_list>
<pin id="3577" dir="0" index="0" bw="6" slack="1"/>
<pin id="3578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_8_addr "/>
</bind>
</comp>

<comp id="3582" class="1005" name="p_ZL22cos_coefficients_table_19_load_reg_3582">
<pin_list>
<pin id="3583" dir="0" index="0" bw="32" slack="1"/>
<pin id="3584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_19_load "/>
</bind>
</comp>

<comp id="3587" class="1005" name="p_ZL22sin_coefficients_table_19_load_reg_3587">
<pin_list>
<pin id="3588" dir="0" index="0" bw="32" slack="1"/>
<pin id="3589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_19_load "/>
</bind>
</comp>

<comp id="3592" class="1005" name="p_ZL22cos_coefficients_table_20_load_reg_3592">
<pin_list>
<pin id="3593" dir="0" index="0" bw="32" slack="1"/>
<pin id="3594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22cos_coefficients_table_20_load "/>
</bind>
</comp>

<comp id="3597" class="1005" name="p_ZL22sin_coefficients_table_20_load_reg_3597">
<pin_list>
<pin id="3598" dir="0" index="0" bw="32" slack="1"/>
<pin id="3599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL22sin_coefficients_table_20_load "/>
</bind>
</comp>

<comp id="3602" class="1005" name="bitcast_ln55_reg_3602">
<pin_list>
<pin id="3603" dir="0" index="0" bw="32" slack="1"/>
<pin id="3604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="3607" class="1005" name="bitcast_ln56_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="32" slack="1"/>
<pin id="3609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="3612" class="1005" name="bitcast_ln57_reg_3612">
<pin_list>
<pin id="3613" dir="0" index="0" bw="32" slack="1"/>
<pin id="3614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57 "/>
</bind>
</comp>

<comp id="3617" class="1005" name="bitcast_ln58_reg_3617">
<pin_list>
<pin id="3618" dir="0" index="0" bw="32" slack="1"/>
<pin id="3619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln58 "/>
</bind>
</comp>

<comp id="3622" class="1005" name="mul14_reg_3622">
<pin_list>
<pin id="3623" dir="0" index="0" bw="32" slack="1"/>
<pin id="3624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul14 "/>
</bind>
</comp>

<comp id="3627" class="1005" name="real_op_7_load_reg_3627">
<pin_list>
<pin id="3628" dir="0" index="0" bw="32" slack="1"/>
<pin id="3629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_7_load "/>
</bind>
</comp>

<comp id="3632" class="1005" name="mul15_reg_3632">
<pin_list>
<pin id="3633" dir="0" index="0" bw="32" slack="1"/>
<pin id="3634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15 "/>
</bind>
</comp>

<comp id="3637" class="1005" name="imag_op_7_load_reg_3637">
<pin_list>
<pin id="3638" dir="0" index="0" bw="32" slack="1"/>
<pin id="3639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_7_load "/>
</bind>
</comp>

<comp id="3642" class="1005" name="mul16_reg_3642">
<pin_list>
<pin id="3643" dir="0" index="0" bw="32" slack="1"/>
<pin id="3644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul16 "/>
</bind>
</comp>

<comp id="3647" class="1005" name="real_op_8_load_reg_3647">
<pin_list>
<pin id="3648" dir="0" index="0" bw="32" slack="1"/>
<pin id="3649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_8_load "/>
</bind>
</comp>

<comp id="3652" class="1005" name="mul17_reg_3652">
<pin_list>
<pin id="3653" dir="0" index="0" bw="32" slack="1"/>
<pin id="3654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul17 "/>
</bind>
</comp>

<comp id="3657" class="1005" name="imag_op_8_load_reg_3657">
<pin_list>
<pin id="3658" dir="0" index="0" bw="32" slack="1"/>
<pin id="3659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_8_load "/>
</bind>
</comp>

<comp id="3662" class="1005" name="real_op_9_addr_reg_3662">
<pin_list>
<pin id="3663" dir="0" index="0" bw="6" slack="1"/>
<pin id="3664" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_9_addr "/>
</bind>
</comp>

<comp id="3668" class="1005" name="imag_op_9_addr_reg_3668">
<pin_list>
<pin id="3669" dir="0" index="0" bw="6" slack="1"/>
<pin id="3670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_9_addr "/>
</bind>
</comp>

<comp id="3674" class="1005" name="real_op_10_addr_reg_3674">
<pin_list>
<pin id="3675" dir="0" index="0" bw="6" slack="1"/>
<pin id="3676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_10_addr "/>
</bind>
</comp>

<comp id="3680" class="1005" name="imag_op_10_addr_reg_3680">
<pin_list>
<pin id="3681" dir="0" index="0" bw="6" slack="1"/>
<pin id="3682" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_10_addr "/>
</bind>
</comp>

<comp id="3686" class="1005" name="bitcast_ln59_reg_3686">
<pin_list>
<pin id="3687" dir="0" index="0" bw="32" slack="1"/>
<pin id="3688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln59 "/>
</bind>
</comp>

<comp id="3691" class="1005" name="bitcast_ln60_reg_3691">
<pin_list>
<pin id="3692" dir="0" index="0" bw="32" slack="1"/>
<pin id="3693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln60 "/>
</bind>
</comp>

<comp id="3696" class="1005" name="bitcast_ln61_reg_3696">
<pin_list>
<pin id="3697" dir="0" index="0" bw="32" slack="1"/>
<pin id="3698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="3701" class="1005" name="bitcast_ln62_reg_3701">
<pin_list>
<pin id="3702" dir="0" index="0" bw="32" slack="1"/>
<pin id="3703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln62 "/>
</bind>
</comp>

<comp id="3706" class="1005" name="mul18_reg_3706">
<pin_list>
<pin id="3707" dir="0" index="0" bw="32" slack="1"/>
<pin id="3708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul18 "/>
</bind>
</comp>

<comp id="3711" class="1005" name="real_op_9_load_reg_3711">
<pin_list>
<pin id="3712" dir="0" index="0" bw="32" slack="1"/>
<pin id="3713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_9_load "/>
</bind>
</comp>

<comp id="3716" class="1005" name="mul19_reg_3716">
<pin_list>
<pin id="3717" dir="0" index="0" bw="32" slack="1"/>
<pin id="3718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul19 "/>
</bind>
</comp>

<comp id="3721" class="1005" name="imag_op_9_load_reg_3721">
<pin_list>
<pin id="3722" dir="0" index="0" bw="32" slack="1"/>
<pin id="3723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_9_load "/>
</bind>
</comp>

<comp id="3726" class="1005" name="mul20_reg_3726">
<pin_list>
<pin id="3727" dir="0" index="0" bw="32" slack="1"/>
<pin id="3728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20 "/>
</bind>
</comp>

<comp id="3731" class="1005" name="real_op_10_load_reg_3731">
<pin_list>
<pin id="3732" dir="0" index="0" bw="32" slack="1"/>
<pin id="3733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_10_load "/>
</bind>
</comp>

<comp id="3736" class="1005" name="mul21_reg_3736">
<pin_list>
<pin id="3737" dir="0" index="0" bw="32" slack="1"/>
<pin id="3738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul21 "/>
</bind>
</comp>

<comp id="3741" class="1005" name="imag_op_10_load_reg_3741">
<pin_list>
<pin id="3742" dir="0" index="0" bw="32" slack="1"/>
<pin id="3743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_10_load "/>
</bind>
</comp>

<comp id="3746" class="1005" name="real_op_11_addr_reg_3746">
<pin_list>
<pin id="3747" dir="0" index="0" bw="6" slack="1"/>
<pin id="3748" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_11_addr "/>
</bind>
</comp>

<comp id="3752" class="1005" name="imag_op_11_addr_reg_3752">
<pin_list>
<pin id="3753" dir="0" index="0" bw="6" slack="1"/>
<pin id="3754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_11_addr "/>
</bind>
</comp>

<comp id="3758" class="1005" name="real_op_12_addr_reg_3758">
<pin_list>
<pin id="3759" dir="0" index="0" bw="6" slack="1"/>
<pin id="3760" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_12_addr "/>
</bind>
</comp>

<comp id="3764" class="1005" name="imag_op_12_addr_reg_3764">
<pin_list>
<pin id="3765" dir="0" index="0" bw="6" slack="1"/>
<pin id="3766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_12_addr "/>
</bind>
</comp>

<comp id="3770" class="1005" name="bitcast_ln63_reg_3770">
<pin_list>
<pin id="3771" dir="0" index="0" bw="32" slack="1"/>
<pin id="3772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63 "/>
</bind>
</comp>

<comp id="3775" class="1005" name="bitcast_ln64_reg_3775">
<pin_list>
<pin id="3776" dir="0" index="0" bw="32" slack="1"/>
<pin id="3777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="3780" class="1005" name="bitcast_ln65_reg_3780">
<pin_list>
<pin id="3781" dir="0" index="0" bw="32" slack="1"/>
<pin id="3782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln65 "/>
</bind>
</comp>

<comp id="3785" class="1005" name="bitcast_ln66_reg_3785">
<pin_list>
<pin id="3786" dir="0" index="0" bw="32" slack="1"/>
<pin id="3787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66 "/>
</bind>
</comp>

<comp id="3790" class="1005" name="mul22_reg_3790">
<pin_list>
<pin id="3791" dir="0" index="0" bw="32" slack="1"/>
<pin id="3792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22 "/>
</bind>
</comp>

<comp id="3795" class="1005" name="real_op_11_load_reg_3795">
<pin_list>
<pin id="3796" dir="0" index="0" bw="32" slack="1"/>
<pin id="3797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_11_load "/>
</bind>
</comp>

<comp id="3800" class="1005" name="mul23_reg_3800">
<pin_list>
<pin id="3801" dir="0" index="0" bw="32" slack="1"/>
<pin id="3802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23 "/>
</bind>
</comp>

<comp id="3805" class="1005" name="imag_op_11_load_reg_3805">
<pin_list>
<pin id="3806" dir="0" index="0" bw="32" slack="1"/>
<pin id="3807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_11_load "/>
</bind>
</comp>

<comp id="3810" class="1005" name="mul24_reg_3810">
<pin_list>
<pin id="3811" dir="0" index="0" bw="32" slack="1"/>
<pin id="3812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24 "/>
</bind>
</comp>

<comp id="3815" class="1005" name="real_op_12_load_reg_3815">
<pin_list>
<pin id="3816" dir="0" index="0" bw="32" slack="1"/>
<pin id="3817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_12_load "/>
</bind>
</comp>

<comp id="3820" class="1005" name="mul25_reg_3820">
<pin_list>
<pin id="3821" dir="0" index="0" bw="32" slack="1"/>
<pin id="3822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25 "/>
</bind>
</comp>

<comp id="3825" class="1005" name="imag_op_12_load_reg_3825">
<pin_list>
<pin id="3826" dir="0" index="0" bw="32" slack="1"/>
<pin id="3827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_12_load "/>
</bind>
</comp>

<comp id="3830" class="1005" name="real_op_13_addr_reg_3830">
<pin_list>
<pin id="3831" dir="0" index="0" bw="6" slack="1"/>
<pin id="3832" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_13_addr "/>
</bind>
</comp>

<comp id="3836" class="1005" name="imag_op_13_addr_reg_3836">
<pin_list>
<pin id="3837" dir="0" index="0" bw="6" slack="1"/>
<pin id="3838" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_13_addr "/>
</bind>
</comp>

<comp id="3842" class="1005" name="real_op_14_addr_reg_3842">
<pin_list>
<pin id="3843" dir="0" index="0" bw="6" slack="1"/>
<pin id="3844" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_14_addr "/>
</bind>
</comp>

<comp id="3848" class="1005" name="imag_op_14_addr_reg_3848">
<pin_list>
<pin id="3849" dir="0" index="0" bw="6" slack="1"/>
<pin id="3850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_14_addr "/>
</bind>
</comp>

<comp id="3854" class="1005" name="bitcast_ln67_reg_3854">
<pin_list>
<pin id="3855" dir="0" index="0" bw="32" slack="1"/>
<pin id="3856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln67 "/>
</bind>
</comp>

<comp id="3859" class="1005" name="bitcast_ln68_reg_3859">
<pin_list>
<pin id="3860" dir="0" index="0" bw="32" slack="1"/>
<pin id="3861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln68 "/>
</bind>
</comp>

<comp id="3864" class="1005" name="bitcast_ln69_reg_3864">
<pin_list>
<pin id="3865" dir="0" index="0" bw="32" slack="1"/>
<pin id="3866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln69 "/>
</bind>
</comp>

<comp id="3869" class="1005" name="bitcast_ln70_reg_3869">
<pin_list>
<pin id="3870" dir="0" index="0" bw="32" slack="1"/>
<pin id="3871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln70 "/>
</bind>
</comp>

<comp id="3874" class="1005" name="mul26_reg_3874">
<pin_list>
<pin id="3875" dir="0" index="0" bw="32" slack="1"/>
<pin id="3876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul26 "/>
</bind>
</comp>

<comp id="3879" class="1005" name="real_op_13_load_reg_3879">
<pin_list>
<pin id="3880" dir="0" index="0" bw="32" slack="1"/>
<pin id="3881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_13_load "/>
</bind>
</comp>

<comp id="3884" class="1005" name="mul27_reg_3884">
<pin_list>
<pin id="3885" dir="0" index="0" bw="32" slack="1"/>
<pin id="3886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul27 "/>
</bind>
</comp>

<comp id="3889" class="1005" name="imag_op_13_load_reg_3889">
<pin_list>
<pin id="3890" dir="0" index="0" bw="32" slack="1"/>
<pin id="3891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_13_load "/>
</bind>
</comp>

<comp id="3894" class="1005" name="mul28_reg_3894">
<pin_list>
<pin id="3895" dir="0" index="0" bw="32" slack="1"/>
<pin id="3896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul28 "/>
</bind>
</comp>

<comp id="3899" class="1005" name="real_op_14_load_reg_3899">
<pin_list>
<pin id="3900" dir="0" index="0" bw="32" slack="1"/>
<pin id="3901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_14_load "/>
</bind>
</comp>

<comp id="3904" class="1005" name="mul29_reg_3904">
<pin_list>
<pin id="3905" dir="0" index="0" bw="32" slack="1"/>
<pin id="3906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul29 "/>
</bind>
</comp>

<comp id="3909" class="1005" name="imag_op_14_load_reg_3909">
<pin_list>
<pin id="3910" dir="0" index="0" bw="32" slack="1"/>
<pin id="3911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_14_load "/>
</bind>
</comp>

<comp id="3914" class="1005" name="real_op_15_addr_reg_3914">
<pin_list>
<pin id="3915" dir="0" index="0" bw="6" slack="1"/>
<pin id="3916" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_15_addr "/>
</bind>
</comp>

<comp id="3920" class="1005" name="imag_op_15_addr_reg_3920">
<pin_list>
<pin id="3921" dir="0" index="0" bw="6" slack="1"/>
<pin id="3922" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_15_addr "/>
</bind>
</comp>

<comp id="3926" class="1005" name="real_op_16_addr_reg_3926">
<pin_list>
<pin id="3927" dir="0" index="0" bw="6" slack="1"/>
<pin id="3928" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_16_addr "/>
</bind>
</comp>

<comp id="3932" class="1005" name="imag_op_16_addr_reg_3932">
<pin_list>
<pin id="3933" dir="0" index="0" bw="6" slack="1"/>
<pin id="3934" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_16_addr "/>
</bind>
</comp>

<comp id="3938" class="1005" name="real_op_17_addr_reg_3938">
<pin_list>
<pin id="3939" dir="0" index="0" bw="6" slack="1"/>
<pin id="3940" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_17_addr "/>
</bind>
</comp>

<comp id="3944" class="1005" name="imag_op_17_addr_reg_3944">
<pin_list>
<pin id="3945" dir="0" index="0" bw="6" slack="1"/>
<pin id="3946" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_17_addr "/>
</bind>
</comp>

<comp id="3950" class="1005" name="real_op_18_addr_reg_3950">
<pin_list>
<pin id="3951" dir="0" index="0" bw="6" slack="1"/>
<pin id="3952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="real_op_18_addr "/>
</bind>
</comp>

<comp id="3956" class="1005" name="imag_op_18_addr_reg_3956">
<pin_list>
<pin id="3957" dir="0" index="0" bw="6" slack="1"/>
<pin id="3958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_18_addr "/>
</bind>
</comp>

<comp id="3962" class="1005" name="real_op_19_addr_reg_3962">
<pin_list>
<pin id="3963" dir="0" index="0" bw="6" slack="2"/>
<pin id="3964" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="real_op_19_addr "/>
</bind>
</comp>

<comp id="3968" class="1005" name="imag_op_19_addr_reg_3968">
<pin_list>
<pin id="3969" dir="0" index="0" bw="6" slack="2"/>
<pin id="3970" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="imag_op_19_addr "/>
</bind>
</comp>

<comp id="3974" class="1005" name="real_op_20_addr_reg_3974">
<pin_list>
<pin id="3975" dir="0" index="0" bw="6" slack="2"/>
<pin id="3976" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="real_op_20_addr "/>
</bind>
</comp>

<comp id="3980" class="1005" name="imag_op_20_addr_reg_3980">
<pin_list>
<pin id="3981" dir="0" index="0" bw="6" slack="2"/>
<pin id="3982" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="imag_op_20_addr "/>
</bind>
</comp>

<comp id="3986" class="1005" name="bitcast_ln71_reg_3986">
<pin_list>
<pin id="3987" dir="0" index="0" bw="32" slack="1"/>
<pin id="3988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln71 "/>
</bind>
</comp>

<comp id="3991" class="1005" name="bitcast_ln72_reg_3991">
<pin_list>
<pin id="3992" dir="0" index="0" bw="32" slack="1"/>
<pin id="3993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72 "/>
</bind>
</comp>

<comp id="3996" class="1005" name="bitcast_ln73_reg_3996">
<pin_list>
<pin id="3997" dir="0" index="0" bw="32" slack="1"/>
<pin id="3998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln73 "/>
</bind>
</comp>

<comp id="4001" class="1005" name="bitcast_ln74_reg_4001">
<pin_list>
<pin id="4002" dir="0" index="0" bw="32" slack="1"/>
<pin id="4003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln74 "/>
</bind>
</comp>

<comp id="4006" class="1005" name="mul30_reg_4006">
<pin_list>
<pin id="4007" dir="0" index="0" bw="32" slack="1"/>
<pin id="4008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul30 "/>
</bind>
</comp>

<comp id="4011" class="1005" name="real_op_15_load_reg_4011">
<pin_list>
<pin id="4012" dir="0" index="0" bw="32" slack="1"/>
<pin id="4013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_15_load "/>
</bind>
</comp>

<comp id="4016" class="1005" name="mul31_reg_4016">
<pin_list>
<pin id="4017" dir="0" index="0" bw="32" slack="1"/>
<pin id="4018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul31 "/>
</bind>
</comp>

<comp id="4021" class="1005" name="imag_op_15_load_reg_4021">
<pin_list>
<pin id="4022" dir="0" index="0" bw="32" slack="1"/>
<pin id="4023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_15_load "/>
</bind>
</comp>

<comp id="4026" class="1005" name="temp_r16_reg_4026">
<pin_list>
<pin id="4027" dir="0" index="0" bw="32" slack="1"/>
<pin id="4028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r16 "/>
</bind>
</comp>

<comp id="4031" class="1005" name="temp_i16_reg_4031">
<pin_list>
<pin id="4032" dir="0" index="0" bw="32" slack="1"/>
<pin id="4033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i16 "/>
</bind>
</comp>

<comp id="4036" class="1005" name="real_op_16_load_reg_4036">
<pin_list>
<pin id="4037" dir="0" index="0" bw="32" slack="1"/>
<pin id="4038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_16_load "/>
</bind>
</comp>

<comp id="4041" class="1005" name="imag_op_16_load_reg_4041">
<pin_list>
<pin id="4042" dir="0" index="0" bw="32" slack="1"/>
<pin id="4043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_16_load "/>
</bind>
</comp>

<comp id="4046" class="1005" name="bitcast_ln75_reg_4046">
<pin_list>
<pin id="4047" dir="0" index="0" bw="32" slack="1"/>
<pin id="4048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75 "/>
</bind>
</comp>

<comp id="4051" class="1005" name="bitcast_ln76_reg_4051">
<pin_list>
<pin id="4052" dir="0" index="0" bw="32" slack="1"/>
<pin id="4053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln76 "/>
</bind>
</comp>

<comp id="4056" class="1005" name="temp_r17_reg_4056">
<pin_list>
<pin id="4057" dir="0" index="0" bw="32" slack="1"/>
<pin id="4058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r17 "/>
</bind>
</comp>

<comp id="4061" class="1005" name="temp_i17_reg_4061">
<pin_list>
<pin id="4062" dir="0" index="0" bw="32" slack="1"/>
<pin id="4063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i17 "/>
</bind>
</comp>

<comp id="4066" class="1005" name="temp_r18_reg_4066">
<pin_list>
<pin id="4067" dir="0" index="0" bw="32" slack="1"/>
<pin id="4068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r18 "/>
</bind>
</comp>

<comp id="4071" class="1005" name="temp_i18_reg_4071">
<pin_list>
<pin id="4072" dir="0" index="0" bw="32" slack="1"/>
<pin id="4073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i18 "/>
</bind>
</comp>

<comp id="4076" class="1005" name="temp_r16_1_reg_4076">
<pin_list>
<pin id="4077" dir="0" index="0" bw="32" slack="1"/>
<pin id="4078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r16_1 "/>
</bind>
</comp>

<comp id="4081" class="1005" name="temp_i16_1_reg_4081">
<pin_list>
<pin id="4082" dir="0" index="0" bw="32" slack="1"/>
<pin id="4083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i16_1 "/>
</bind>
</comp>

<comp id="4086" class="1005" name="bitcast_ln103_reg_4086">
<pin_list>
<pin id="4087" dir="0" index="0" bw="32" slack="1"/>
<pin id="4088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln103 "/>
</bind>
</comp>

<comp id="4091" class="1005" name="bitcast_ln104_reg_4091">
<pin_list>
<pin id="4092" dir="0" index="0" bw="32" slack="1"/>
<pin id="4093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln104 "/>
</bind>
</comp>

<comp id="4096" class="1005" name="real_op_17_load_reg_4096">
<pin_list>
<pin id="4097" dir="0" index="0" bw="32" slack="1"/>
<pin id="4098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_17_load "/>
</bind>
</comp>

<comp id="4101" class="1005" name="imag_op_17_load_reg_4101">
<pin_list>
<pin id="4102" dir="0" index="0" bw="32" slack="1"/>
<pin id="4103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_17_load "/>
</bind>
</comp>

<comp id="4106" class="1005" name="real_op_18_load_reg_4106">
<pin_list>
<pin id="4107" dir="0" index="0" bw="32" slack="1"/>
<pin id="4108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_18_load "/>
</bind>
</comp>

<comp id="4111" class="1005" name="imag_op_18_load_reg_4111">
<pin_list>
<pin id="4112" dir="0" index="0" bw="32" slack="1"/>
<pin id="4113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_18_load "/>
</bind>
</comp>

<comp id="4116" class="1005" name="add_reg_4116">
<pin_list>
<pin id="4117" dir="0" index="0" bw="32" slack="1"/>
<pin id="4118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="4121" class="1005" name="add1_reg_4121">
<pin_list>
<pin id="4122" dir="0" index="0" bw="32" slack="1"/>
<pin id="4123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="4126" class="1005" name="temp_r19_reg_4126">
<pin_list>
<pin id="4127" dir="0" index="0" bw="32" slack="1"/>
<pin id="4128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r19 "/>
</bind>
</comp>

<comp id="4131" class="1005" name="temp_i19_reg_4131">
<pin_list>
<pin id="4132" dir="0" index="0" bw="32" slack="1"/>
<pin id="4133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i19 "/>
</bind>
</comp>

<comp id="4136" class="1005" name="temp_r20_reg_4136">
<pin_list>
<pin id="4137" dir="0" index="0" bw="32" slack="1"/>
<pin id="4138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r20 "/>
</bind>
</comp>

<comp id="4141" class="1005" name="temp_i20_reg_4141">
<pin_list>
<pin id="4142" dir="0" index="0" bw="32" slack="1"/>
<pin id="4143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i20 "/>
</bind>
</comp>

<comp id="4146" class="1005" name="temp_r17_1_reg_4146">
<pin_list>
<pin id="4147" dir="0" index="0" bw="32" slack="1"/>
<pin id="4148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r17_1 "/>
</bind>
</comp>

<comp id="4151" class="1005" name="temp_r18_1_reg_4151">
<pin_list>
<pin id="4152" dir="0" index="0" bw="32" slack="1"/>
<pin id="4153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r18_1 "/>
</bind>
</comp>

<comp id="4156" class="1005" name="temp_i17_1_reg_4156">
<pin_list>
<pin id="4157" dir="0" index="0" bw="32" slack="1"/>
<pin id="4158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i17_1 "/>
</bind>
</comp>

<comp id="4161" class="1005" name="temp_i18_1_reg_4161">
<pin_list>
<pin id="4162" dir="0" index="0" bw="32" slack="1"/>
<pin id="4163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i18_1 "/>
</bind>
</comp>

<comp id="4166" class="1005" name="bitcast_ln105_reg_4166">
<pin_list>
<pin id="4167" dir="0" index="0" bw="32" slack="1"/>
<pin id="4168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln105 "/>
</bind>
</comp>

<comp id="4171" class="1005" name="bitcast_ln106_reg_4171">
<pin_list>
<pin id="4172" dir="0" index="0" bw="32" slack="1"/>
<pin id="4173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln106 "/>
</bind>
</comp>

<comp id="4176" class="1005" name="bitcast_ln107_reg_4176">
<pin_list>
<pin id="4177" dir="0" index="0" bw="32" slack="1"/>
<pin id="4178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107 "/>
</bind>
</comp>

<comp id="4181" class="1005" name="bitcast_ln108_reg_4181">
<pin_list>
<pin id="4182" dir="0" index="0" bw="32" slack="1"/>
<pin id="4183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln108 "/>
</bind>
</comp>

<comp id="4186" class="1005" name="real_op_19_load_reg_4186">
<pin_list>
<pin id="4187" dir="0" index="0" bw="32" slack="1"/>
<pin id="4188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_19_load "/>
</bind>
</comp>

<comp id="4191" class="1005" name="imag_op_19_load_reg_4191">
<pin_list>
<pin id="4192" dir="0" index="0" bw="32" slack="1"/>
<pin id="4193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_19_load "/>
</bind>
</comp>

<comp id="4196" class="1005" name="real_op_20_load_reg_4196">
<pin_list>
<pin id="4197" dir="0" index="0" bw="32" slack="1"/>
<pin id="4198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_20_load "/>
</bind>
</comp>

<comp id="4201" class="1005" name="imag_op_20_load_reg_4201">
<pin_list>
<pin id="4202" dir="0" index="0" bw="32" slack="1"/>
<pin id="4203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_20_load "/>
</bind>
</comp>

<comp id="4206" class="1005" name="add2_reg_4206">
<pin_list>
<pin id="4207" dir="0" index="0" bw="32" slack="1"/>
<pin id="4208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="4211" class="1005" name="add3_reg_4211">
<pin_list>
<pin id="4212" dir="0" index="0" bw="32" slack="1"/>
<pin id="4213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

<comp id="4216" class="1005" name="add4_reg_4216">
<pin_list>
<pin id="4217" dir="0" index="0" bw="32" slack="1"/>
<pin id="4218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="4221" class="1005" name="add5_reg_4221">
<pin_list>
<pin id="4222" dir="0" index="0" bw="32" slack="1"/>
<pin id="4223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="4226" class="1005" name="temp_r19_1_reg_4226">
<pin_list>
<pin id="4227" dir="0" index="0" bw="32" slack="1"/>
<pin id="4228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r19_1 "/>
</bind>
</comp>

<comp id="4231" class="1005" name="temp_r20_1_reg_4231">
<pin_list>
<pin id="4232" dir="0" index="0" bw="32" slack="1"/>
<pin id="4233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_r20_1 "/>
</bind>
</comp>

<comp id="4236" class="1005" name="temp_i19_1_reg_4236">
<pin_list>
<pin id="4237" dir="0" index="0" bw="32" slack="1"/>
<pin id="4238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i19_1 "/>
</bind>
</comp>

<comp id="4241" class="1005" name="temp_i20_1_reg_4241">
<pin_list>
<pin id="4242" dir="0" index="0" bw="32" slack="1"/>
<pin id="4243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i20_1 "/>
</bind>
</comp>

<comp id="4246" class="1005" name="bitcast_ln109_reg_4246">
<pin_list>
<pin id="4247" dir="0" index="0" bw="32" slack="1"/>
<pin id="4248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln109 "/>
</bind>
</comp>

<comp id="4251" class="1005" name="bitcast_ln110_reg_4251">
<pin_list>
<pin id="4252" dir="0" index="0" bw="32" slack="1"/>
<pin id="4253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="4256" class="1005" name="bitcast_ln111_reg_4256">
<pin_list>
<pin id="4257" dir="0" index="0" bw="32" slack="1"/>
<pin id="4258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="4261" class="1005" name="bitcast_ln112_reg_4261">
<pin_list>
<pin id="4262" dir="0" index="0" bw="32" slack="1"/>
<pin id="4263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln112 "/>
</bind>
</comp>

<comp id="4266" class="1005" name="add6_reg_4266">
<pin_list>
<pin id="4267" dir="0" index="0" bw="32" slack="1"/>
<pin id="4268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6 "/>
</bind>
</comp>

<comp id="4271" class="1005" name="add7_reg_4271">
<pin_list>
<pin id="4272" dir="0" index="0" bw="32" slack="1"/>
<pin id="4273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add7 "/>
</bind>
</comp>

<comp id="4276" class="1005" name="add8_reg_4276">
<pin_list>
<pin id="4277" dir="0" index="0" bw="32" slack="1"/>
<pin id="4278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

<comp id="4281" class="1005" name="add9_reg_4281">
<pin_list>
<pin id="4282" dir="0" index="0" bw="32" slack="1"/>
<pin id="4283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="4286" class="1005" name="add10_reg_4286">
<pin_list>
<pin id="4287" dir="0" index="0" bw="32" slack="1"/>
<pin id="4288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add10 "/>
</bind>
</comp>

<comp id="4291" class="1005" name="add11_reg_4291">
<pin_list>
<pin id="4292" dir="0" index="0" bw="32" slack="1"/>
<pin id="4293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add11 "/>
</bind>
</comp>

<comp id="4296" class="1005" name="add12_reg_4296">
<pin_list>
<pin id="4297" dir="0" index="0" bw="32" slack="1"/>
<pin id="4298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12 "/>
</bind>
</comp>

<comp id="4301" class="1005" name="add13_reg_4301">
<pin_list>
<pin id="4302" dir="0" index="0" bw="32" slack="1"/>
<pin id="4303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add13 "/>
</bind>
</comp>

<comp id="4306" class="1005" name="add14_reg_4306">
<pin_list>
<pin id="4307" dir="0" index="0" bw="32" slack="1"/>
<pin id="4308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add14 "/>
</bind>
</comp>

<comp id="4311" class="1005" name="add15_reg_4311">
<pin_list>
<pin id="4312" dir="0" index="0" bw="32" slack="1"/>
<pin id="4313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15 "/>
</bind>
</comp>

<comp id="4316" class="1005" name="add16_reg_4316">
<pin_list>
<pin id="4317" dir="0" index="0" bw="32" slack="1"/>
<pin id="4318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add16 "/>
</bind>
</comp>

<comp id="4321" class="1005" name="add17_reg_4321">
<pin_list>
<pin id="4322" dir="0" index="0" bw="32" slack="1"/>
<pin id="4323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add17 "/>
</bind>
</comp>

<comp id="4326" class="1005" name="add18_reg_4326">
<pin_list>
<pin id="4327" dir="0" index="0" bw="32" slack="1"/>
<pin id="4328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add18 "/>
</bind>
</comp>

<comp id="4331" class="1005" name="add19_reg_4331">
<pin_list>
<pin id="4332" dir="0" index="0" bw="32" slack="1"/>
<pin id="4333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add19 "/>
</bind>
</comp>

<comp id="4336" class="1005" name="add20_reg_4336">
<pin_list>
<pin id="4337" dir="0" index="0" bw="32" slack="1"/>
<pin id="4338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add20 "/>
</bind>
</comp>

<comp id="4341" class="1005" name="add21_reg_4341">
<pin_list>
<pin id="4342" dir="0" index="0" bw="32" slack="1"/>
<pin id="4343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add21 "/>
</bind>
</comp>

<comp id="4346" class="1005" name="add22_reg_4346">
<pin_list>
<pin id="4347" dir="0" index="0" bw="32" slack="1"/>
<pin id="4348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22 "/>
</bind>
</comp>

<comp id="4351" class="1005" name="add23_reg_4351">
<pin_list>
<pin id="4352" dir="0" index="0" bw="32" slack="1"/>
<pin id="4353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add23 "/>
</bind>
</comp>

<comp id="4356" class="1005" name="add24_reg_4356">
<pin_list>
<pin id="4357" dir="0" index="0" bw="32" slack="1"/>
<pin id="4358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add24 "/>
</bind>
</comp>

<comp id="4361" class="1005" name="add25_reg_4361">
<pin_list>
<pin id="4362" dir="0" index="0" bw="32" slack="1"/>
<pin id="4363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add25 "/>
</bind>
</comp>

<comp id="4366" class="1005" name="add26_reg_4366">
<pin_list>
<pin id="4367" dir="0" index="0" bw="32" slack="1"/>
<pin id="4368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add26 "/>
</bind>
</comp>

<comp id="4371" class="1005" name="add27_reg_4371">
<pin_list>
<pin id="4372" dir="0" index="0" bw="32" slack="1"/>
<pin id="4373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add27 "/>
</bind>
</comp>

<comp id="4376" class="1005" name="add28_reg_4376">
<pin_list>
<pin id="4377" dir="0" index="0" bw="32" slack="1"/>
<pin id="4378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add28 "/>
</bind>
</comp>

<comp id="4381" class="1005" name="add29_reg_4381">
<pin_list>
<pin id="4382" dir="0" index="0" bw="32" slack="1"/>
<pin id="4383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add29 "/>
</bind>
</comp>

<comp id="4386" class="1005" name="add30_reg_4386">
<pin_list>
<pin id="4387" dir="0" index="0" bw="32" slack="1"/>
<pin id="4388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add30 "/>
</bind>
</comp>

<comp id="4391" class="1005" name="add31_reg_4391">
<pin_list>
<pin id="4392" dir="0" index="0" bw="32" slack="1"/>
<pin id="4393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add31 "/>
</bind>
</comp>

<comp id="4396" class="1005" name="add32_reg_4396">
<pin_list>
<pin id="4397" dir="0" index="0" bw="32" slack="1"/>
<pin id="4398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add32 "/>
</bind>
</comp>

<comp id="4401" class="1005" name="add33_reg_4401">
<pin_list>
<pin id="4402" dir="0" index="0" bw="32" slack="1"/>
<pin id="4403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33 "/>
</bind>
</comp>

<comp id="4406" class="1005" name="add34_reg_4406">
<pin_list>
<pin id="4407" dir="0" index="0" bw="32" slack="1"/>
<pin id="4408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add34 "/>
</bind>
</comp>

<comp id="4411" class="1005" name="add35_reg_4411">
<pin_list>
<pin id="4412" dir="0" index="0" bw="32" slack="1"/>
<pin id="4413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add35 "/>
</bind>
</comp>

<comp id="4416" class="1005" name="add36_reg_4416">
<pin_list>
<pin id="4417" dir="0" index="0" bw="32" slack="1"/>
<pin id="4418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36 "/>
</bind>
</comp>

<comp id="4421" class="1005" name="add37_reg_4421">
<pin_list>
<pin id="4422" dir="0" index="0" bw="32" slack="1"/>
<pin id="4423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add37 "/>
</bind>
</comp>

<comp id="4426" class="1005" name="add38_reg_4426">
<pin_list>
<pin id="4427" dir="0" index="0" bw="32" slack="1"/>
<pin id="4428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add38 "/>
</bind>
</comp>

<comp id="4431" class="1005" name="add39_reg_4431">
<pin_list>
<pin id="4432" dir="0" index="0" bw="32" slack="1"/>
<pin id="4433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add39 "/>
</bind>
</comp>

<comp id="4436" class="1005" name="add40_reg_4436">
<pin_list>
<pin id="4437" dir="0" index="0" bw="32" slack="1"/>
<pin id="4438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add40 "/>
</bind>
</comp>

<comp id="4441" class="1005" name="add41_reg_4441">
<pin_list>
<pin id="4442" dir="0" index="0" bw="32" slack="1"/>
<pin id="4443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="235"><net_src comp="172" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="172" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="172" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="216" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="216" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="216" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="216" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="94" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="216" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="96" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="216" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="98" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="216" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="216" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="102" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="216" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="216" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="106" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="216" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="108" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="216" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="110" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="216" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="216" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="114" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="216" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="116" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="216" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="118" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="216" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="120" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="216" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="122" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="216" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="124" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="216" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="126" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="216" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="128" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="216" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="130" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="216" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="132" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="216" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="134" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="216" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="136" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="216" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="569" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="138" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="216" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="600"><net_src comp="4" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="216" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="611"><net_src comp="595" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="617"><net_src comp="46" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="216" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="628"><net_src comp="612" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="634"><net_src comp="140" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="216" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="142" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="216" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="144" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="216" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="146" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="216" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="668" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="6" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="216" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="697"><net_src comp="681" pin="3"/><net_sink comp="688" pin=2"/></net>

<net id="703"><net_src comp="48" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="216" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="714"><net_src comp="698" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="720"><net_src comp="8" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="216" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="731"><net_src comp="715" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="737"><net_src comp="50" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="216" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="748"><net_src comp="732" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="754"><net_src comp="148" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="216" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="150" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="216" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="780"><net_src comp="152" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="216" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="775" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="154" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="216" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="806"><net_src comp="10" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="216" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="817"><net_src comp="801" pin="3"/><net_sink comp="808" pin=2"/></net>

<net id="823"><net_src comp="52" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="216" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="834"><net_src comp="818" pin="3"/><net_sink comp="825" pin=2"/></net>

<net id="840"><net_src comp="12" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="216" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="851"><net_src comp="835" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="857"><net_src comp="54" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="216" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="868"><net_src comp="852" pin="3"/><net_sink comp="859" pin=2"/></net>

<net id="874"><net_src comp="156" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="216" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="881"><net_src comp="869" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="887"><net_src comp="158" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="216" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="900"><net_src comp="160" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="216" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="895" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="913"><net_src comp="162" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="216" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="908" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="926"><net_src comp="14" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="216" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="937"><net_src comp="921" pin="3"/><net_sink comp="928" pin=2"/></net>

<net id="943"><net_src comp="56" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="216" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="954"><net_src comp="938" pin="3"/><net_sink comp="945" pin=2"/></net>

<net id="960"><net_src comp="16" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="216" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="971"><net_src comp="955" pin="3"/><net_sink comp="962" pin=2"/></net>

<net id="977"><net_src comp="58" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="216" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="988"><net_src comp="972" pin="3"/><net_sink comp="979" pin=2"/></net>

<net id="994"><net_src comp="164" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="216" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="989" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1007"><net_src comp="166" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="216" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1014"><net_src comp="1002" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1020"><net_src comp="168" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="216" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1027"><net_src comp="1015" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1033"><net_src comp="170" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="216" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1040"><net_src comp="1028" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1046"><net_src comp="18" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="216" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1057"><net_src comp="1041" pin="3"/><net_sink comp="1048" pin=2"/></net>

<net id="1063"><net_src comp="60" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="216" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1074"><net_src comp="1058" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1080"><net_src comp="20" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="216" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1091"><net_src comp="1075" pin="3"/><net_sink comp="1082" pin=2"/></net>

<net id="1097"><net_src comp="62" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="216" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1108"><net_src comp="1092" pin="3"/><net_sink comp="1099" pin=2"/></net>

<net id="1114"><net_src comp="22" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="216" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1125"><net_src comp="1109" pin="3"/><net_sink comp="1116" pin=2"/></net>

<net id="1131"><net_src comp="64" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="216" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1142"><net_src comp="1126" pin="3"/><net_sink comp="1133" pin=2"/></net>

<net id="1148"><net_src comp="24" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="216" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1159"><net_src comp="1143" pin="3"/><net_sink comp="1150" pin=2"/></net>

<net id="1165"><net_src comp="66" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="216" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1176"><net_src comp="1160" pin="3"/><net_sink comp="1167" pin=2"/></net>

<net id="1182"><net_src comp="26" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="216" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1193"><net_src comp="1177" pin="3"/><net_sink comp="1184" pin=2"/></net>

<net id="1199"><net_src comp="68" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="216" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1210"><net_src comp="1194" pin="3"/><net_sink comp="1201" pin=2"/></net>

<net id="1216"><net_src comp="28" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="216" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1227"><net_src comp="1211" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1233"><net_src comp="70" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1234"><net_src comp="216" pin="0"/><net_sink comp="1228" pin=1"/></net>

<net id="1244"><net_src comp="1228" pin="3"/><net_sink comp="1235" pin=2"/></net>

<net id="1250"><net_src comp="30" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="216" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1261"><net_src comp="1245" pin="3"/><net_sink comp="1252" pin=2"/></net>

<net id="1267"><net_src comp="72" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="216" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1278"><net_src comp="1262" pin="3"/><net_sink comp="1269" pin=2"/></net>

<net id="1284"><net_src comp="32" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="216" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1295"><net_src comp="1279" pin="3"/><net_sink comp="1286" pin=2"/></net>

<net id="1301"><net_src comp="74" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="216" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1312"><net_src comp="1296" pin="3"/><net_sink comp="1303" pin=2"/></net>

<net id="1318"><net_src comp="34" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="216" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1329"><net_src comp="1313" pin="3"/><net_sink comp="1320" pin=2"/></net>

<net id="1335"><net_src comp="76" pin="0"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="216" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1346"><net_src comp="1330" pin="3"/><net_sink comp="1337" pin=2"/></net>

<net id="1352"><net_src comp="36" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="216" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1363"><net_src comp="1347" pin="3"/><net_sink comp="1354" pin=2"/></net>

<net id="1369"><net_src comp="78" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="216" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1380"><net_src comp="1364" pin="3"/><net_sink comp="1371" pin=2"/></net>

<net id="1386"><net_src comp="38" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="216" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1393"><net_src comp="80" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="216" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1400"><net_src comp="40" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1401"><net_src comp="216" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1407"><net_src comp="82" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="216" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1414"><net_src comp="42" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="216" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1421"><net_src comp="84" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="216" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1428"><net_src comp="44" pin="0"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="216" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1435"><net_src comp="86" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="216" pin="0"/><net_sink comp="1430" pin=1"/></net>

<net id="1849"><net_src comp="190" pin="0"/><net_sink comp="1845" pin=0"/></net>

<net id="1854"><net_src comp="192" pin="0"/><net_sink comp="1850" pin=0"/></net>

<net id="1859"><net_src comp="192" pin="0"/><net_sink comp="1855" pin=0"/></net>

<net id="1867"><net_src comp="1860" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="194" pin="0"/><net_sink comp="1863" pin=1"/></net>

<net id="1873"><net_src comp="1860" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1874"><net_src comp="196" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1886"><net_src comp="198" pin="0"/><net_sink comp="1881" pin=0"/></net>

<net id="1887"><net_src comp="1875" pin="1"/><net_sink comp="1881" pin=1"/></net>

<net id="1888"><net_src comp="200" pin="0"/><net_sink comp="1881" pin=2"/></net>

<net id="1894"><net_src comp="1881" pin="3"/><net_sink comp="1889" pin=0"/></net>

<net id="1895"><net_src comp="192" pin="0"/><net_sink comp="1889" pin=1"/></net>

<net id="1896"><net_src comp="1875" pin="1"/><net_sink comp="1889" pin=2"/></net>

<net id="1901"><net_src comp="1878" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="1902"><net_src comp="202" pin="0"/><net_sink comp="1897" pin=1"/></net>

<net id="1908"><net_src comp="1881" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1909"><net_src comp="1897" pin="2"/><net_sink comp="1903" pin=1"/></net>

<net id="1910"><net_src comp="1878" pin="1"/><net_sink comp="1903" pin=2"/></net>

<net id="1914"><net_src comp="1903" pin="3"/><net_sink comp="1911" pin=0"/></net>

<net id="1918"><net_src comp="1889" pin="3"/><net_sink comp="1915" pin=0"/></net>

<net id="1922"><net_src comp="1889" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1927"><net_src comp="1889" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1928"><net_src comp="206" pin="0"/><net_sink comp="1923" pin=1"/></net>

<net id="1933"><net_src comp="1889" pin="3"/><net_sink comp="1929" pin=0"/></net>

<net id="1934"><net_src comp="208" pin="0"/><net_sink comp="1929" pin=1"/></net>

<net id="1939"><net_src comp="1869" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1944"><net_src comp="1903" pin="3"/><net_sink comp="1940" pin=0"/></net>

<net id="1949"><net_src comp="1929" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1960"><net_src comp="210" pin="0"/><net_sink comp="1954" pin=0"/></net>

<net id="1961"><net_src comp="212" pin="0"/><net_sink comp="1954" pin=2"/></net>

<net id="1962"><net_src comp="214" pin="0"/><net_sink comp="1954" pin=3"/></net>

<net id="1966"><net_src comp="1963" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1975"><net_src comp="1967" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1979"><net_src comp="1976" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1989"><net_src comp="1981" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1993"><net_src comp="1990" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1998"><net_src comp="1995" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="2003"><net_src comp="2000" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="2013"><net_src comp="2005" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2017"><net_src comp="2014" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="2018"><net_src comp="2014" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="2022"><net_src comp="2019" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="2032"><net_src comp="2024" pin="2"/><net_sink comp="2028" pin=0"/></net>

<net id="2036"><net_src comp="2033" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="2041"><net_src comp="2038" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="2051"><net_src comp="2043" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2055"><net_src comp="2052" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="2060"><net_src comp="2057" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="2070"><net_src comp="2062" pin="2"/><net_sink comp="2066" pin=0"/></net>

<net id="2074"><net_src comp="2071" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="2079"><net_src comp="2076" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="2089"><net_src comp="2081" pin="2"/><net_sink comp="2085" pin=0"/></net>

<net id="2093"><net_src comp="2090" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="2098"><net_src comp="2095" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="2108"><net_src comp="2100" pin="2"/><net_sink comp="2104" pin=0"/></net>

<net id="2112"><net_src comp="2109" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="2117"><net_src comp="2114" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="2122"><net_src comp="2119" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="2123"><net_src comp="2119" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="2132"><net_src comp="2124" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2136"><net_src comp="2133" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="2141"><net_src comp="2138" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="2151"><net_src comp="2143" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2155"><net_src comp="2152" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="2159"><net_src comp="2156" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="2163"><net_src comp="2160" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="2168"><net_src comp="2165" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="2169"><net_src comp="2165" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="2173"><net_src comp="2170" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2177"><net_src comp="2174" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="2181"><net_src comp="2178" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="2185"><net_src comp="2182" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="2189"><net_src comp="2186" pin="1"/><net_sink comp="989" pin=2"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="2194"><net_src comp="2191" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="2199"><net_src comp="2196" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2203"><net_src comp="2200" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2207"><net_src comp="2204" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="2211"><net_src comp="2208" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="2215"><net_src comp="2212" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2219"><net_src comp="2216" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2223"><net_src comp="2220" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2227"><net_src comp="2224" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="2231"><net_src comp="2228" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="2235"><net_src comp="2232" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="2239"><net_src comp="2236" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2243"><net_src comp="2240" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="2247"><net_src comp="2244" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="2251"><net_src comp="2248" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="2255"><net_src comp="2252" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2259"><net_src comp="2256" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="2263"><net_src comp="2260" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="2267"><net_src comp="2264" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="2271"><net_src comp="2268" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="2275"><net_src comp="2272" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="2279"><net_src comp="2276" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="2283"><net_src comp="2280" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="2287"><net_src comp="2284" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="2291"><net_src comp="2288" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="2295"><net_src comp="2292" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="2299"><net_src comp="2296" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="2305"><net_src comp="218" pin="0"/><net_sink comp="2300" pin=1"/></net>

<net id="2306"><net_src comp="2300" pin="3"/><net_sink comp="1637" pin=1"/></net>

<net id="2312"><net_src comp="218" pin="0"/><net_sink comp="2307" pin=1"/></net>

<net id="2313"><net_src comp="2307" pin="3"/><net_sink comp="1641" pin=1"/></net>

<net id="2317"><net_src comp="2314" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2321"><net_src comp="2318" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="2327"><net_src comp="218" pin="0"/><net_sink comp="2322" pin=1"/></net>

<net id="2328"><net_src comp="2322" pin="3"/><net_sink comp="1645" pin=1"/></net>

<net id="2334"><net_src comp="218" pin="0"/><net_sink comp="2329" pin=1"/></net>

<net id="2335"><net_src comp="2329" pin="3"/><net_sink comp="1653" pin=1"/></net>

<net id="2341"><net_src comp="218" pin="0"/><net_sink comp="2336" pin=1"/></net>

<net id="2342"><net_src comp="2336" pin="3"/><net_sink comp="1649" pin=1"/></net>

<net id="2348"><net_src comp="218" pin="0"/><net_sink comp="2343" pin=1"/></net>

<net id="2349"><net_src comp="2343" pin="3"/><net_sink comp="1657" pin=1"/></net>

<net id="2353"><net_src comp="2350" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="2357"><net_src comp="2354" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2361"><net_src comp="2358" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="2365"><net_src comp="2362" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="2369"><net_src comp="2366" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="2373"><net_src comp="2370" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="2379"><net_src comp="218" pin="0"/><net_sink comp="2374" pin=1"/></net>

<net id="2380"><net_src comp="2374" pin="3"/><net_sink comp="1661" pin=1"/></net>

<net id="2386"><net_src comp="218" pin="0"/><net_sink comp="2381" pin=1"/></net>

<net id="2387"><net_src comp="2381" pin="3"/><net_sink comp="1669" pin=1"/></net>

<net id="2393"><net_src comp="218" pin="0"/><net_sink comp="2388" pin=1"/></net>

<net id="2394"><net_src comp="2388" pin="3"/><net_sink comp="1665" pin=1"/></net>

<net id="2400"><net_src comp="218" pin="0"/><net_sink comp="2395" pin=1"/></net>

<net id="2401"><net_src comp="2395" pin="3"/><net_sink comp="1673" pin=1"/></net>

<net id="2405"><net_src comp="2402" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="2409"><net_src comp="2406" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="2413"><net_src comp="2410" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="2417"><net_src comp="2414" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="2421"><net_src comp="2418" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="2425"><net_src comp="2422" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="2429"><net_src comp="2426" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="2433"><net_src comp="2430" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="2437"><net_src comp="2434" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="2441"><net_src comp="2438" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="2445"><net_src comp="2442" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="2449"><net_src comp="2446" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="2453"><net_src comp="2450" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="2457"><net_src comp="2454" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="2461"><net_src comp="2458" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="2465"><net_src comp="2462" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="2469"><net_src comp="2466" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="2473"><net_src comp="2470" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="2477"><net_src comp="2474" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="2481"><net_src comp="2478" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="2485"><net_src comp="2482" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="2489"><net_src comp="2486" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="2493"><net_src comp="2490" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="2497"><net_src comp="2494" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="2501"><net_src comp="2498" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="2505"><net_src comp="2502" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="2509"><net_src comp="2506" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="2513"><net_src comp="2510" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="2517"><net_src comp="2514" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2521"><net_src comp="2518" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="2525"><net_src comp="2522" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="2529"><net_src comp="2526" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="2533"><net_src comp="2530" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="2537"><net_src comp="2534" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="2541"><net_src comp="2538" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="2545"><net_src comp="2542" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="2549"><net_src comp="2546" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="2553"><net_src comp="2550" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="2557"><net_src comp="2554" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="2561"><net_src comp="2558" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="2565"><net_src comp="2562" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="2569"><net_src comp="2566" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="2573"><net_src comp="2570" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="2577"><net_src comp="2574" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="2582"><net_src comp="1919" pin="1"/><net_sink comp="2578" pin=0"/></net>

<net id="2583"><net_src comp="204" pin="0"/><net_sink comp="2578" pin=1"/></net>

<net id="2584"><net_src comp="2578" pin="2"/><net_sink comp="1954" pin=1"/></net>

<net id="2588"><net_src comp="232" pin="1"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1855" pin=1"/></net>

<net id="2590"><net_src comp="2585" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="2591"><net_src comp="2585" pin="1"/><net_sink comp="1945" pin=1"/></net>

<net id="2595"><net_src comp="236" pin="1"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="2597"><net_src comp="2592" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="2598"><net_src comp="2592" pin="1"/><net_sink comp="1940" pin=1"/></net>

<net id="2602"><net_src comp="240" pin="1"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="1845" pin=1"/></net>

<net id="2604"><net_src comp="2599" pin="1"/><net_sink comp="1860" pin=0"/></net>

<net id="2605"><net_src comp="2599" pin="1"/><net_sink comp="1935" pin=1"/></net>

<net id="2609"><net_src comp="1863" pin="2"/><net_sink comp="2606" pin=0"/></net>

<net id="2613"><net_src comp="1903" pin="3"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="2618"><net_src comp="1911" pin="1"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="1950" pin=1"/></net>

<net id="2620"><net_src comp="2615" pin="1"/><net_sink comp="1967" pin=1"/></net>

<net id="2621"><net_src comp="2615" pin="1"/><net_sink comp="1971" pin=1"/></net>

<net id="2622"><net_src comp="2615" pin="1"/><net_sink comp="1981" pin=1"/></net>

<net id="2623"><net_src comp="2615" pin="1"/><net_sink comp="1985" pin=1"/></net>

<net id="2624"><net_src comp="2615" pin="1"/><net_sink comp="2005" pin=1"/></net>

<net id="2625"><net_src comp="2615" pin="1"/><net_sink comp="2009" pin=1"/></net>

<net id="2626"><net_src comp="2615" pin="1"/><net_sink comp="2024" pin=1"/></net>

<net id="2627"><net_src comp="2615" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2628"><net_src comp="2615" pin="1"/><net_sink comp="2043" pin=1"/></net>

<net id="2629"><net_src comp="2615" pin="1"/><net_sink comp="2047" pin=1"/></net>

<net id="2630"><net_src comp="2615" pin="1"/><net_sink comp="2062" pin=1"/></net>

<net id="2631"><net_src comp="2615" pin="1"/><net_sink comp="2066" pin=1"/></net>

<net id="2632"><net_src comp="2615" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2633"><net_src comp="2615" pin="1"/><net_sink comp="2085" pin=1"/></net>

<net id="2634"><net_src comp="2615" pin="1"/><net_sink comp="2100" pin=1"/></net>

<net id="2635"><net_src comp="2615" pin="1"/><net_sink comp="2104" pin=1"/></net>

<net id="2636"><net_src comp="2615" pin="1"/><net_sink comp="2124" pin=1"/></net>

<net id="2637"><net_src comp="2615" pin="1"/><net_sink comp="2128" pin=1"/></net>

<net id="2638"><net_src comp="2615" pin="1"/><net_sink comp="2143" pin=1"/></net>

<net id="2639"><net_src comp="2615" pin="1"/><net_sink comp="2147" pin=1"/></net>

<net id="2643"><net_src comp="1915" pin="1"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="2648"><net_src comp="1919" pin="1"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="2578" pin=0"/></net>

<net id="2653"><net_src comp="1923" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="2300" pin=0"/></net>

<net id="2655"><net_src comp="2650" pin="1"/><net_sink comp="2307" pin=0"/></net>

<net id="2656"><net_src comp="2650" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2657"><net_src comp="2650" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2658"><net_src comp="2650" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2659"><net_src comp="2650" pin="1"/><net_sink comp="2343" pin=0"/></net>

<net id="2660"><net_src comp="2650" pin="1"/><net_sink comp="2374" pin=0"/></net>

<net id="2661"><net_src comp="2650" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2662"><net_src comp="2650" pin="1"/><net_sink comp="2388" pin=0"/></net>

<net id="2663"><net_src comp="2650" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2667"><net_src comp="1950" pin="2"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="2669"><net_src comp="2664" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="2673"><net_src comp="1954" pin="4"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="2109" pin=0"/></net>

<net id="2678"><net_src comp="244" pin="3"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="2683"><net_src comp="1967" pin="2"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="1990" pin=0"/></net>

<net id="2688"><net_src comp="1971" pin="2"/><net_sink comp="2685" pin=0"/></net>

<net id="2689"><net_src comp="2685" pin="1"/><net_sink comp="1981" pin=0"/></net>

<net id="2690"><net_src comp="2685" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2694"><net_src comp="257" pin="3"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="2699"><net_src comp="270" pin="3"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="2704"><net_src comp="251" pin="3"/><net_sink comp="2701" pin=0"/></net>

<net id="2705"><net_src comp="2701" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2709"><net_src comp="1981" pin="2"/><net_sink comp="2706" pin=0"/></net>

<net id="2710"><net_src comp="2706" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2714"><net_src comp="1985" pin="2"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="2716"><net_src comp="2711" pin="1"/><net_sink comp="2019" pin=0"/></net>

<net id="2720"><net_src comp="264" pin="3"/><net_sink comp="2717" pin=0"/></net>

<net id="2721"><net_src comp="2717" pin="1"/><net_sink comp="1677" pin=1"/></net>

<net id="2725"><net_src comp="277" pin="3"/><net_sink comp="2722" pin=0"/></net>

<net id="2726"><net_src comp="2722" pin="1"/><net_sink comp="1681" pin=1"/></net>

<net id="2730"><net_src comp="283" pin="3"/><net_sink comp="2727" pin=0"/></net>

<net id="2731"><net_src comp="2727" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="2735"><net_src comp="296" pin="3"/><net_sink comp="2732" pin=0"/></net>

<net id="2736"><net_src comp="2732" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="2740"><net_src comp="309" pin="3"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="2745"><net_src comp="322" pin="3"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="2750"><net_src comp="2000" pin="1"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="2752"><net_src comp="2747" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="2753"><net_src comp="2747" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="2754"><net_src comp="2747" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2755"><net_src comp="2747" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="2756"><net_src comp="2747" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="2757"><net_src comp="2747" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2758"><net_src comp="2747" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="2759"><net_src comp="2747" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="2760"><net_src comp="2747" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="2761"><net_src comp="2747" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="2762"><net_src comp="2747" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="2763"><net_src comp="2747" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="2764"><net_src comp="2747" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="2765"><net_src comp="2747" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="2766"><net_src comp="2747" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="2767"><net_src comp="2747" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="2768"><net_src comp="2747" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="2769"><net_src comp="2747" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="2770"><net_src comp="2747" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="2771"><net_src comp="2747" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="2772"><net_src comp="2747" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="2773"><net_src comp="2747" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2774"><net_src comp="2747" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="2775"><net_src comp="2747" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="2776"><net_src comp="2747" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="2777"><net_src comp="2747" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="2778"><net_src comp="2747" pin="1"/><net_sink comp="1785" pin=0"/></net>

<net id="2779"><net_src comp="2747" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="2780"><net_src comp="2747" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="2781"><net_src comp="2747" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="2782"><net_src comp="2747" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="2783"><net_src comp="2747" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="2784"><net_src comp="2747" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="2785"><net_src comp="2747" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2786"><net_src comp="2747" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="2787"><net_src comp="2747" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="2788"><net_src comp="2747" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2789"><net_src comp="2747" pin="1"/><net_sink comp="1829" pin=0"/></net>

<net id="2790"><net_src comp="2747" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="2791"><net_src comp="2747" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="2792"><net_src comp="2747" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="2796"><net_src comp="2005" pin="2"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2801"><net_src comp="2009" pin="2"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2803"><net_src comp="2798" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2807"><net_src comp="290" pin="3"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="1685" pin=1"/></net>

<net id="2812"><net_src comp="303" pin="3"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1689" pin=1"/></net>

<net id="2817"><net_src comp="316" pin="3"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="1693" pin=1"/></net>

<net id="2822"><net_src comp="329" pin="3"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="1697" pin=1"/></net>

<net id="2827"><net_src comp="335" pin="3"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="2832"><net_src comp="348" pin="3"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="2837"><net_src comp="361" pin="3"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="2842"><net_src comp="374" pin="3"/><net_sink comp="2839" pin=0"/></net>

<net id="2843"><net_src comp="2839" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2847"><net_src comp="2024" pin="2"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2852"><net_src comp="2028" pin="2"/><net_sink comp="2849" pin=0"/></net>

<net id="2853"><net_src comp="2849" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2854"><net_src comp="2849" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2858"><net_src comp="342" pin="3"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="2863"><net_src comp="355" pin="3"/><net_sink comp="2860" pin=0"/></net>

<net id="2864"><net_src comp="2860" pin="1"/><net_sink comp="1705" pin=1"/></net>

<net id="2868"><net_src comp="368" pin="3"/><net_sink comp="2865" pin=0"/></net>

<net id="2869"><net_src comp="2865" pin="1"/><net_sink comp="1709" pin=1"/></net>

<net id="2873"><net_src comp="381" pin="3"/><net_sink comp="2870" pin=0"/></net>

<net id="2874"><net_src comp="2870" pin="1"/><net_sink comp="1713" pin=1"/></net>

<net id="2878"><net_src comp="387" pin="3"/><net_sink comp="2875" pin=0"/></net>

<net id="2879"><net_src comp="2875" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="2883"><net_src comp="400" pin="3"/><net_sink comp="2880" pin=0"/></net>

<net id="2884"><net_src comp="2880" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="2888"><net_src comp="413" pin="3"/><net_sink comp="2885" pin=0"/></net>

<net id="2889"><net_src comp="2885" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="2893"><net_src comp="426" pin="3"/><net_sink comp="2890" pin=0"/></net>

<net id="2894"><net_src comp="2890" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="2898"><net_src comp="2043" pin="2"/><net_sink comp="2895" pin=0"/></net>

<net id="2899"><net_src comp="2895" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="2903"><net_src comp="2047" pin="2"/><net_sink comp="2900" pin=0"/></net>

<net id="2904"><net_src comp="2900" pin="1"/><net_sink comp="2062" pin=0"/></net>

<net id="2905"><net_src comp="2900" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="2909"><net_src comp="394" pin="3"/><net_sink comp="2906" pin=0"/></net>

<net id="2910"><net_src comp="2906" pin="1"/><net_sink comp="1717" pin=1"/></net>

<net id="2914"><net_src comp="407" pin="3"/><net_sink comp="2911" pin=0"/></net>

<net id="2915"><net_src comp="2911" pin="1"/><net_sink comp="1721" pin=1"/></net>

<net id="2919"><net_src comp="420" pin="3"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2924"><net_src comp="433" pin="3"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="1729" pin=1"/></net>

<net id="2929"><net_src comp="439" pin="3"/><net_sink comp="2926" pin=0"/></net>

<net id="2930"><net_src comp="2926" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="2934"><net_src comp="452" pin="3"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="2939"><net_src comp="465" pin="3"/><net_sink comp="2936" pin=0"/></net>

<net id="2940"><net_src comp="2936" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="2944"><net_src comp="478" pin="3"/><net_sink comp="2941" pin=0"/></net>

<net id="2945"><net_src comp="2941" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="2949"><net_src comp="2062" pin="2"/><net_sink comp="2946" pin=0"/></net>

<net id="2950"><net_src comp="2946" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2954"><net_src comp="2066" pin="2"/><net_sink comp="2951" pin=0"/></net>

<net id="2955"><net_src comp="2951" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2956"><net_src comp="2951" pin="1"/><net_sink comp="2095" pin=0"/></net>

<net id="2960"><net_src comp="446" pin="3"/><net_sink comp="2957" pin=0"/></net>

<net id="2961"><net_src comp="2957" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="2965"><net_src comp="459" pin="3"/><net_sink comp="2962" pin=0"/></net>

<net id="2966"><net_src comp="2962" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="2970"><net_src comp="472" pin="3"/><net_sink comp="2967" pin=0"/></net>

<net id="2971"><net_src comp="2967" pin="1"/><net_sink comp="1741" pin=1"/></net>

<net id="2975"><net_src comp="485" pin="3"/><net_sink comp="2972" pin=0"/></net>

<net id="2976"><net_src comp="2972" pin="1"/><net_sink comp="1745" pin=1"/></net>

<net id="2980"><net_src comp="491" pin="3"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="2985"><net_src comp="504" pin="3"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2990"><net_src comp="517" pin="3"/><net_sink comp="2987" pin=0"/></net>

<net id="2991"><net_src comp="2987" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="2995"><net_src comp="530" pin="3"/><net_sink comp="2992" pin=0"/></net>

<net id="2996"><net_src comp="2992" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="3000"><net_src comp="2081" pin="2"/><net_sink comp="2997" pin=0"/></net>

<net id="3001"><net_src comp="2997" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="3005"><net_src comp="2085" pin="2"/><net_sink comp="3002" pin=0"/></net>

<net id="3006"><net_src comp="3002" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="3007"><net_src comp="3002" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="3011"><net_src comp="498" pin="3"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="1749" pin=1"/></net>

<net id="3016"><net_src comp="511" pin="3"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="1753" pin=1"/></net>

<net id="3021"><net_src comp="524" pin="3"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="1757" pin=1"/></net>

<net id="3026"><net_src comp="537" pin="3"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="3031"><net_src comp="543" pin="3"/><net_sink comp="3028" pin=0"/></net>

<net id="3032"><net_src comp="3028" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="3036"><net_src comp="556" pin="3"/><net_sink comp="3033" pin=0"/></net>

<net id="3037"><net_src comp="3033" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="3041"><net_src comp="569" pin="3"/><net_sink comp="3038" pin=0"/></net>

<net id="3042"><net_src comp="3038" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="3046"><net_src comp="582" pin="3"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="3051"><net_src comp="2100" pin="2"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="2133" pin=0"/></net>

<net id="3056"><net_src comp="2104" pin="2"/><net_sink comp="3053" pin=0"/></net>

<net id="3057"><net_src comp="3053" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="3058"><net_src comp="3053" pin="1"/><net_sink comp="2138" pin=0"/></net>

<net id="3062"><net_src comp="2109" pin="1"/><net_sink comp="3059" pin=0"/></net>

<net id="3063"><net_src comp="3059" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="3064"><net_src comp="3059" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="3065"><net_src comp="3059" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="3066"><net_src comp="3059" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="3067"><net_src comp="3059" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="3068"><net_src comp="3059" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="3069"><net_src comp="3059" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="3070"><net_src comp="3059" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="3071"><net_src comp="3059" pin="1"/><net_sink comp="921" pin=2"/></net>

<net id="3072"><net_src comp="3059" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="3073"><net_src comp="3059" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="3074"><net_src comp="3059" pin="1"/><net_sink comp="972" pin=2"/></net>

<net id="3075"><net_src comp="3059" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="3076"><net_src comp="3059" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="3077"><net_src comp="3059" pin="1"/><net_sink comp="1075" pin=2"/></net>

<net id="3078"><net_src comp="3059" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="3079"><net_src comp="3059" pin="1"/><net_sink comp="1109" pin=2"/></net>

<net id="3080"><net_src comp="3059" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="3081"><net_src comp="3059" pin="1"/><net_sink comp="1143" pin=2"/></net>

<net id="3082"><net_src comp="3059" pin="1"/><net_sink comp="1160" pin=2"/></net>

<net id="3083"><net_src comp="3059" pin="1"/><net_sink comp="1177" pin=2"/></net>

<net id="3084"><net_src comp="3059" pin="1"/><net_sink comp="1194" pin=2"/></net>

<net id="3085"><net_src comp="3059" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="3086"><net_src comp="3059" pin="1"/><net_sink comp="1228" pin=2"/></net>

<net id="3087"><net_src comp="3059" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="3088"><net_src comp="3059" pin="1"/><net_sink comp="1262" pin=2"/></net>

<net id="3089"><net_src comp="3059" pin="1"/><net_sink comp="1279" pin=2"/></net>

<net id="3090"><net_src comp="3059" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="3091"><net_src comp="3059" pin="1"/><net_sink comp="1313" pin=2"/></net>

<net id="3092"><net_src comp="3059" pin="1"/><net_sink comp="1330" pin=2"/></net>

<net id="3093"><net_src comp="3059" pin="1"/><net_sink comp="1347" pin=2"/></net>

<net id="3094"><net_src comp="3059" pin="1"/><net_sink comp="1364" pin=2"/></net>

<net id="3095"><net_src comp="3059" pin="1"/><net_sink comp="1381" pin=2"/></net>

<net id="3096"><net_src comp="3059" pin="1"/><net_sink comp="1388" pin=2"/></net>

<net id="3097"><net_src comp="3059" pin="1"/><net_sink comp="1395" pin=2"/></net>

<net id="3098"><net_src comp="3059" pin="1"/><net_sink comp="1402" pin=2"/></net>

<net id="3099"><net_src comp="3059" pin="1"/><net_sink comp="1409" pin=2"/></net>

<net id="3100"><net_src comp="3059" pin="1"/><net_sink comp="1416" pin=2"/></net>

<net id="3101"><net_src comp="3059" pin="1"/><net_sink comp="1423" pin=2"/></net>

<net id="3102"><net_src comp="3059" pin="1"/><net_sink comp="1430" pin=2"/></net>

<net id="3106"><net_src comp="595" pin="3"/><net_sink comp="3103" pin=0"/></net>

<net id="3107"><net_src comp="3103" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="3108"><net_src comp="3103" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="3112"><net_src comp="612" pin="3"/><net_sink comp="3109" pin=0"/></net>

<net id="3113"><net_src comp="3109" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="3114"><net_src comp="3109" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="3118"><net_src comp="550" pin="3"/><net_sink comp="3115" pin=0"/></net>

<net id="3119"><net_src comp="3115" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="3123"><net_src comp="563" pin="3"/><net_sink comp="3120" pin=0"/></net>

<net id="3124"><net_src comp="3120" pin="1"/><net_sink comp="1769" pin=1"/></net>

<net id="3128"><net_src comp="576" pin="3"/><net_sink comp="3125" pin=0"/></net>

<net id="3129"><net_src comp="3125" pin="1"/><net_sink comp="1773" pin=1"/></net>

<net id="3133"><net_src comp="589" pin="3"/><net_sink comp="3130" pin=0"/></net>

<net id="3134"><net_src comp="3130" pin="1"/><net_sink comp="1777" pin=1"/></net>

<net id="3138"><net_src comp="629" pin="3"/><net_sink comp="3135" pin=0"/></net>

<net id="3139"><net_src comp="3135" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="3143"><net_src comp="642" pin="3"/><net_sink comp="3140" pin=0"/></net>

<net id="3144"><net_src comp="3140" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="3148"><net_src comp="655" pin="3"/><net_sink comp="3145" pin=0"/></net>

<net id="3149"><net_src comp="3145" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="3153"><net_src comp="668" pin="3"/><net_sink comp="3150" pin=0"/></net>

<net id="3154"><net_src comp="3150" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="3158"><net_src comp="2124" pin="2"/><net_sink comp="3155" pin=0"/></net>

<net id="3159"><net_src comp="3155" pin="1"/><net_sink comp="2160" pin=0"/></net>

<net id="3163"><net_src comp="2128" pin="2"/><net_sink comp="3160" pin=0"/></net>

<net id="3164"><net_src comp="3160" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="3165"><net_src comp="3160" pin="1"/><net_sink comp="2165" pin=0"/></net>

<net id="3169"><net_src comp="1677" pin="2"/><net_sink comp="3166" pin=0"/></net>

<net id="3170"><net_src comp="3166" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="3174"><net_src comp="602" pin="7"/><net_sink comp="3171" pin=0"/></net>

<net id="3175"><net_src comp="3171" pin="1"/><net_sink comp="2152" pin=0"/></net>

<net id="3179"><net_src comp="1681" pin="2"/><net_sink comp="3176" pin=0"/></net>

<net id="3180"><net_src comp="3176" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="3184"><net_src comp="619" pin="7"/><net_sink comp="3181" pin=0"/></net>

<net id="3185"><net_src comp="3181" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="3189"><net_src comp="681" pin="3"/><net_sink comp="3186" pin=0"/></net>

<net id="3190"><net_src comp="3186" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="3191"><net_src comp="3186" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="3195"><net_src comp="698" pin="3"/><net_sink comp="3192" pin=0"/></net>

<net id="3196"><net_src comp="3192" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="3197"><net_src comp="3192" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="3201"><net_src comp="715" pin="3"/><net_sink comp="3198" pin=0"/></net>

<net id="3202"><net_src comp="3198" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="3203"><net_src comp="3198" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="3207"><net_src comp="732" pin="3"/><net_sink comp="3204" pin=0"/></net>

<net id="3208"><net_src comp="3204" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="3209"><net_src comp="3204" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="3213"><net_src comp="636" pin="3"/><net_sink comp="3210" pin=0"/></net>

<net id="3214"><net_src comp="3210" pin="1"/><net_sink comp="1781" pin=1"/></net>

<net id="3218"><net_src comp="649" pin="3"/><net_sink comp="3215" pin=0"/></net>

<net id="3219"><net_src comp="3215" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="3223"><net_src comp="662" pin="3"/><net_sink comp="3220" pin=0"/></net>

<net id="3224"><net_src comp="3220" pin="1"/><net_sink comp="1789" pin=1"/></net>

<net id="3228"><net_src comp="675" pin="3"/><net_sink comp="3225" pin=0"/></net>

<net id="3229"><net_src comp="3225" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="3233"><net_src comp="749" pin="3"/><net_sink comp="3230" pin=0"/></net>

<net id="3234"><net_src comp="3230" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="3238"><net_src comp="762" pin="3"/><net_sink comp="3235" pin=0"/></net>

<net id="3239"><net_src comp="3235" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="3243"><net_src comp="775" pin="3"/><net_sink comp="3240" pin=0"/></net>

<net id="3244"><net_src comp="3240" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="3248"><net_src comp="788" pin="3"/><net_sink comp="3245" pin=0"/></net>

<net id="3249"><net_src comp="3245" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="3253"><net_src comp="2143" pin="2"/><net_sink comp="3250" pin=0"/></net>

<net id="3254"><net_src comp="3250" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="3258"><net_src comp="2147" pin="2"/><net_sink comp="3255" pin=0"/></net>

<net id="3259"><net_src comp="3255" pin="1"/><net_sink comp="2191" pin=0"/></net>

<net id="3263"><net_src comp="2152" pin="1"/><net_sink comp="3260" pin=0"/></net>

<net id="3264"><net_src comp="3260" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="3268"><net_src comp="2156" pin="1"/><net_sink comp="3265" pin=0"/></net>

<net id="3269"><net_src comp="3265" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="3273"><net_src comp="1685" pin="2"/><net_sink comp="3270" pin=0"/></net>

<net id="3274"><net_src comp="3270" pin="1"/><net_sink comp="1517" pin=1"/></net>

<net id="3278"><net_src comp="688" pin="7"/><net_sink comp="3275" pin=0"/></net>

<net id="3279"><net_src comp="3275" pin="1"/><net_sink comp="2170" pin=0"/></net>

<net id="3283"><net_src comp="1689" pin="2"/><net_sink comp="3280" pin=0"/></net>

<net id="3284"><net_src comp="3280" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="3288"><net_src comp="705" pin="7"/><net_sink comp="3285" pin=0"/></net>

<net id="3289"><net_src comp="3285" pin="1"/><net_sink comp="2174" pin=0"/></net>

<net id="3293"><net_src comp="1693" pin="2"/><net_sink comp="3290" pin=0"/></net>

<net id="3294"><net_src comp="3290" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="3298"><net_src comp="722" pin="7"/><net_sink comp="3295" pin=0"/></net>

<net id="3299"><net_src comp="3295" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="3303"><net_src comp="1697" pin="2"/><net_sink comp="3300" pin=0"/></net>

<net id="3304"><net_src comp="3300" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="3308"><net_src comp="739" pin="7"/><net_sink comp="3305" pin=0"/></net>

<net id="3309"><net_src comp="3305" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="3313"><net_src comp="801" pin="3"/><net_sink comp="3310" pin=0"/></net>

<net id="3314"><net_src comp="3310" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="3315"><net_src comp="3310" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="3319"><net_src comp="818" pin="3"/><net_sink comp="3316" pin=0"/></net>

<net id="3320"><net_src comp="3316" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="3321"><net_src comp="3316" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="3325"><net_src comp="835" pin="3"/><net_sink comp="3322" pin=0"/></net>

<net id="3326"><net_src comp="3322" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="3327"><net_src comp="3322" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="3331"><net_src comp="852" pin="3"/><net_sink comp="3328" pin=0"/></net>

<net id="3332"><net_src comp="3328" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="3333"><net_src comp="3328" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="3337"><net_src comp="756" pin="3"/><net_sink comp="3334" pin=0"/></net>

<net id="3338"><net_src comp="3334" pin="1"/><net_sink comp="1797" pin=1"/></net>

<net id="3342"><net_src comp="769" pin="3"/><net_sink comp="3339" pin=0"/></net>

<net id="3343"><net_src comp="3339" pin="1"/><net_sink comp="1801" pin=1"/></net>

<net id="3347"><net_src comp="782" pin="3"/><net_sink comp="3344" pin=0"/></net>

<net id="3348"><net_src comp="3344" pin="1"/><net_sink comp="1805" pin=1"/></net>

<net id="3352"><net_src comp="795" pin="3"/><net_sink comp="3349" pin=0"/></net>

<net id="3353"><net_src comp="3349" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="3357"><net_src comp="869" pin="3"/><net_sink comp="3354" pin=0"/></net>

<net id="3358"><net_src comp="3354" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="3362"><net_src comp="882" pin="3"/><net_sink comp="3359" pin=0"/></net>

<net id="3363"><net_src comp="3359" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="3367"><net_src comp="895" pin="3"/><net_sink comp="3364" pin=0"/></net>

<net id="3368"><net_src comp="3364" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="3372"><net_src comp="908" pin="3"/><net_sink comp="3369" pin=0"/></net>

<net id="3373"><net_src comp="3369" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="3377"><net_src comp="2170" pin="1"/><net_sink comp="3374" pin=0"/></net>

<net id="3378"><net_src comp="3374" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="3382"><net_src comp="2174" pin="1"/><net_sink comp="3379" pin=0"/></net>

<net id="3383"><net_src comp="3379" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="3387"><net_src comp="2178" pin="1"/><net_sink comp="3384" pin=0"/></net>

<net id="3388"><net_src comp="3384" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="3392"><net_src comp="2182" pin="1"/><net_sink comp="3389" pin=0"/></net>

<net id="3393"><net_src comp="3389" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="3397"><net_src comp="1701" pin="2"/><net_sink comp="3394" pin=0"/></net>

<net id="3398"><net_src comp="3394" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="3402"><net_src comp="808" pin="7"/><net_sink comp="3399" pin=0"/></net>

<net id="3403"><net_src comp="3399" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="3407"><net_src comp="1705" pin="2"/><net_sink comp="3404" pin=0"/></net>

<net id="3408"><net_src comp="3404" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="3412"><net_src comp="825" pin="7"/><net_sink comp="3409" pin=0"/></net>

<net id="3413"><net_src comp="3409" pin="1"/><net_sink comp="2200" pin=0"/></net>

<net id="3417"><net_src comp="1709" pin="2"/><net_sink comp="3414" pin=0"/></net>

<net id="3418"><net_src comp="3414" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="3422"><net_src comp="842" pin="7"/><net_sink comp="3419" pin=0"/></net>

<net id="3423"><net_src comp="3419" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="3427"><net_src comp="1713" pin="2"/><net_sink comp="3424" pin=0"/></net>

<net id="3428"><net_src comp="3424" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="3432"><net_src comp="859" pin="7"/><net_sink comp="3429" pin=0"/></net>

<net id="3433"><net_src comp="3429" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="3437"><net_src comp="921" pin="3"/><net_sink comp="3434" pin=0"/></net>

<net id="3438"><net_src comp="3434" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="3439"><net_src comp="3434" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="3443"><net_src comp="938" pin="3"/><net_sink comp="3440" pin=0"/></net>

<net id="3444"><net_src comp="3440" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="3445"><net_src comp="3440" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="3449"><net_src comp="955" pin="3"/><net_sink comp="3446" pin=0"/></net>

<net id="3450"><net_src comp="3446" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="3451"><net_src comp="3446" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="3455"><net_src comp="972" pin="3"/><net_sink comp="3452" pin=0"/></net>

<net id="3456"><net_src comp="3452" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="3457"><net_src comp="3452" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="3461"><net_src comp="876" pin="3"/><net_sink comp="3458" pin=0"/></net>

<net id="3462"><net_src comp="3458" pin="1"/><net_sink comp="1813" pin=1"/></net>

<net id="3466"><net_src comp="889" pin="3"/><net_sink comp="3463" pin=0"/></net>

<net id="3467"><net_src comp="3463" pin="1"/><net_sink comp="1817" pin=1"/></net>

<net id="3471"><net_src comp="902" pin="3"/><net_sink comp="3468" pin=0"/></net>

<net id="3472"><net_src comp="3468" pin="1"/><net_sink comp="1821" pin=1"/></net>

<net id="3476"><net_src comp="915" pin="3"/><net_sink comp="3473" pin=0"/></net>

<net id="3477"><net_src comp="3473" pin="1"/><net_sink comp="1825" pin=1"/></net>

<net id="3481"><net_src comp="989" pin="3"/><net_sink comp="3478" pin=0"/></net>

<net id="3482"><net_src comp="3478" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="3486"><net_src comp="1002" pin="3"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="3491"><net_src comp="1015" pin="3"/><net_sink comp="3488" pin=0"/></net>

<net id="3492"><net_src comp="3488" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="3496"><net_src comp="1028" pin="3"/><net_sink comp="3493" pin=0"/></net>

<net id="3497"><net_src comp="3493" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="3501"><net_src comp="2196" pin="1"/><net_sink comp="3498" pin=0"/></net>

<net id="3502"><net_src comp="3498" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="3506"><net_src comp="2200" pin="1"/><net_sink comp="3503" pin=0"/></net>

<net id="3507"><net_src comp="3503" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="3511"><net_src comp="2204" pin="1"/><net_sink comp="3508" pin=0"/></net>

<net id="3512"><net_src comp="3508" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="3516"><net_src comp="2208" pin="1"/><net_sink comp="3513" pin=0"/></net>

<net id="3517"><net_src comp="3513" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="3521"><net_src comp="1717" pin="2"/><net_sink comp="3518" pin=0"/></net>

<net id="3522"><net_src comp="3518" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="3526"><net_src comp="928" pin="7"/><net_sink comp="3523" pin=0"/></net>

<net id="3527"><net_src comp="3523" pin="1"/><net_sink comp="2212" pin=0"/></net>

<net id="3531"><net_src comp="1721" pin="2"/><net_sink comp="3528" pin=0"/></net>

<net id="3532"><net_src comp="3528" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="3536"><net_src comp="945" pin="7"/><net_sink comp="3533" pin=0"/></net>

<net id="3537"><net_src comp="3533" pin="1"/><net_sink comp="2216" pin=0"/></net>

<net id="3541"><net_src comp="1725" pin="2"/><net_sink comp="3538" pin=0"/></net>

<net id="3542"><net_src comp="3538" pin="1"/><net_sink comp="1557" pin=1"/></net>

<net id="3546"><net_src comp="962" pin="7"/><net_sink comp="3543" pin=0"/></net>

<net id="3547"><net_src comp="3543" pin="1"/><net_sink comp="2220" pin=0"/></net>

<net id="3551"><net_src comp="1729" pin="2"/><net_sink comp="3548" pin=0"/></net>

<net id="3552"><net_src comp="3548" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="3556"><net_src comp="979" pin="7"/><net_sink comp="3553" pin=0"/></net>

<net id="3557"><net_src comp="3553" pin="1"/><net_sink comp="2224" pin=0"/></net>

<net id="3561"><net_src comp="1041" pin="3"/><net_sink comp="3558" pin=0"/></net>

<net id="3562"><net_src comp="3558" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="3563"><net_src comp="3558" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="3567"><net_src comp="1058" pin="3"/><net_sink comp="3564" pin=0"/></net>

<net id="3568"><net_src comp="3564" pin="1"/><net_sink comp="1065" pin=2"/></net>

<net id="3569"><net_src comp="3564" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="3573"><net_src comp="1075" pin="3"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="1082" pin=2"/></net>

<net id="3575"><net_src comp="3570" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="3579"><net_src comp="1092" pin="3"/><net_sink comp="3576" pin=0"/></net>

<net id="3580"><net_src comp="3576" pin="1"/><net_sink comp="1099" pin=2"/></net>

<net id="3581"><net_src comp="3576" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="3585"><net_src comp="996" pin="3"/><net_sink comp="3582" pin=0"/></net>

<net id="3586"><net_src comp="3582" pin="1"/><net_sink comp="1829" pin=1"/></net>

<net id="3590"><net_src comp="1009" pin="3"/><net_sink comp="3587" pin=0"/></net>

<net id="3591"><net_src comp="3587" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="3595"><net_src comp="1022" pin="3"/><net_sink comp="3592" pin=0"/></net>

<net id="3596"><net_src comp="3592" pin="1"/><net_sink comp="1837" pin=1"/></net>

<net id="3600"><net_src comp="1035" pin="3"/><net_sink comp="3597" pin=0"/></net>

<net id="3601"><net_src comp="3597" pin="1"/><net_sink comp="1841" pin=1"/></net>

<net id="3605"><net_src comp="2212" pin="1"/><net_sink comp="3602" pin=0"/></net>

<net id="3606"><net_src comp="3602" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="3610"><net_src comp="2216" pin="1"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="3615"><net_src comp="2220" pin="1"/><net_sink comp="3612" pin=0"/></net>

<net id="3616"><net_src comp="3612" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="3620"><net_src comp="2224" pin="1"/><net_sink comp="3617" pin=0"/></net>

<net id="3621"><net_src comp="3617" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="3625"><net_src comp="1733" pin="2"/><net_sink comp="3622" pin=0"/></net>

<net id="3626"><net_src comp="3622" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="3630"><net_src comp="1048" pin="7"/><net_sink comp="3627" pin=0"/></net>

<net id="3631"><net_src comp="3627" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="3635"><net_src comp="1737" pin="2"/><net_sink comp="3632" pin=0"/></net>

<net id="3636"><net_src comp="3632" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="3640"><net_src comp="1065" pin="7"/><net_sink comp="3637" pin=0"/></net>

<net id="3641"><net_src comp="3637" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="3645"><net_src comp="1741" pin="2"/><net_sink comp="3642" pin=0"/></net>

<net id="3646"><net_src comp="3642" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="3650"><net_src comp="1082" pin="7"/><net_sink comp="3647" pin=0"/></net>

<net id="3651"><net_src comp="3647" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="3655"><net_src comp="1745" pin="2"/><net_sink comp="3652" pin=0"/></net>

<net id="3656"><net_src comp="3652" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="3660"><net_src comp="1099" pin="7"/><net_sink comp="3657" pin=0"/></net>

<net id="3661"><net_src comp="3657" pin="1"/><net_sink comp="2240" pin=0"/></net>

<net id="3665"><net_src comp="1109" pin="3"/><net_sink comp="3662" pin=0"/></net>

<net id="3666"><net_src comp="3662" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="3667"><net_src comp="3662" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="3671"><net_src comp="1126" pin="3"/><net_sink comp="3668" pin=0"/></net>

<net id="3672"><net_src comp="3668" pin="1"/><net_sink comp="1133" pin=2"/></net>

<net id="3673"><net_src comp="3668" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="3677"><net_src comp="1143" pin="3"/><net_sink comp="3674" pin=0"/></net>

<net id="3678"><net_src comp="3674" pin="1"/><net_sink comp="1150" pin=2"/></net>

<net id="3679"><net_src comp="3674" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="3683"><net_src comp="1160" pin="3"/><net_sink comp="3680" pin=0"/></net>

<net id="3684"><net_src comp="3680" pin="1"/><net_sink comp="1167" pin=2"/></net>

<net id="3685"><net_src comp="3680" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="3689"><net_src comp="2228" pin="1"/><net_sink comp="3686" pin=0"/></net>

<net id="3690"><net_src comp="3686" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="3694"><net_src comp="2232" pin="1"/><net_sink comp="3691" pin=0"/></net>

<net id="3695"><net_src comp="3691" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="3699"><net_src comp="2236" pin="1"/><net_sink comp="3696" pin=0"/></net>

<net id="3700"><net_src comp="3696" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="3704"><net_src comp="2240" pin="1"/><net_sink comp="3701" pin=0"/></net>

<net id="3705"><net_src comp="3701" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="3709"><net_src comp="1749" pin="2"/><net_sink comp="3706" pin=0"/></net>

<net id="3710"><net_src comp="3706" pin="1"/><net_sink comp="1581" pin=1"/></net>

<net id="3714"><net_src comp="1116" pin="7"/><net_sink comp="3711" pin=0"/></net>

<net id="3715"><net_src comp="3711" pin="1"/><net_sink comp="2244" pin=0"/></net>

<net id="3719"><net_src comp="1753" pin="2"/><net_sink comp="3716" pin=0"/></net>

<net id="3720"><net_src comp="3716" pin="1"/><net_sink comp="1585" pin=1"/></net>

<net id="3724"><net_src comp="1133" pin="7"/><net_sink comp="3721" pin=0"/></net>

<net id="3725"><net_src comp="3721" pin="1"/><net_sink comp="2248" pin=0"/></net>

<net id="3729"><net_src comp="1757" pin="2"/><net_sink comp="3726" pin=0"/></net>

<net id="3730"><net_src comp="3726" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="3734"><net_src comp="1150" pin="7"/><net_sink comp="3731" pin=0"/></net>

<net id="3735"><net_src comp="3731" pin="1"/><net_sink comp="2252" pin=0"/></net>

<net id="3739"><net_src comp="1761" pin="2"/><net_sink comp="3736" pin=0"/></net>

<net id="3740"><net_src comp="3736" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="3744"><net_src comp="1167" pin="7"/><net_sink comp="3741" pin=0"/></net>

<net id="3745"><net_src comp="3741" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="3749"><net_src comp="1177" pin="3"/><net_sink comp="3746" pin=0"/></net>

<net id="3750"><net_src comp="3746" pin="1"/><net_sink comp="1184" pin=2"/></net>

<net id="3751"><net_src comp="3746" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="3755"><net_src comp="1194" pin="3"/><net_sink comp="3752" pin=0"/></net>

<net id="3756"><net_src comp="3752" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="3757"><net_src comp="3752" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="3761"><net_src comp="1211" pin="3"/><net_sink comp="3758" pin=0"/></net>

<net id="3762"><net_src comp="3758" pin="1"/><net_sink comp="1218" pin=2"/></net>

<net id="3763"><net_src comp="3758" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="3767"><net_src comp="1228" pin="3"/><net_sink comp="3764" pin=0"/></net>

<net id="3768"><net_src comp="3764" pin="1"/><net_sink comp="1235" pin=2"/></net>

<net id="3769"><net_src comp="3764" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="3773"><net_src comp="2244" pin="1"/><net_sink comp="3770" pin=0"/></net>

<net id="3774"><net_src comp="3770" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="3778"><net_src comp="2248" pin="1"/><net_sink comp="3775" pin=0"/></net>

<net id="3779"><net_src comp="3775" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="3783"><net_src comp="2252" pin="1"/><net_sink comp="3780" pin=0"/></net>

<net id="3784"><net_src comp="3780" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="3788"><net_src comp="2256" pin="1"/><net_sink comp="3785" pin=0"/></net>

<net id="3789"><net_src comp="3785" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="3793"><net_src comp="1765" pin="2"/><net_sink comp="3790" pin=0"/></net>

<net id="3794"><net_src comp="3790" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="3798"><net_src comp="1184" pin="7"/><net_sink comp="3795" pin=0"/></net>

<net id="3799"><net_src comp="3795" pin="1"/><net_sink comp="2260" pin=0"/></net>

<net id="3803"><net_src comp="1769" pin="2"/><net_sink comp="3800" pin=0"/></net>

<net id="3804"><net_src comp="3800" pin="1"/><net_sink comp="1601" pin=1"/></net>

<net id="3808"><net_src comp="1201" pin="7"/><net_sink comp="3805" pin=0"/></net>

<net id="3809"><net_src comp="3805" pin="1"/><net_sink comp="2264" pin=0"/></net>

<net id="3813"><net_src comp="1773" pin="2"/><net_sink comp="3810" pin=0"/></net>

<net id="3814"><net_src comp="3810" pin="1"/><net_sink comp="1605" pin=1"/></net>

<net id="3818"><net_src comp="1218" pin="7"/><net_sink comp="3815" pin=0"/></net>

<net id="3819"><net_src comp="3815" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="3823"><net_src comp="1777" pin="2"/><net_sink comp="3820" pin=0"/></net>

<net id="3824"><net_src comp="3820" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="3828"><net_src comp="1235" pin="7"/><net_sink comp="3825" pin=0"/></net>

<net id="3829"><net_src comp="3825" pin="1"/><net_sink comp="2272" pin=0"/></net>

<net id="3833"><net_src comp="1245" pin="3"/><net_sink comp="3830" pin=0"/></net>

<net id="3834"><net_src comp="3830" pin="1"/><net_sink comp="1252" pin=2"/></net>

<net id="3835"><net_src comp="3830" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="3839"><net_src comp="1262" pin="3"/><net_sink comp="3836" pin=0"/></net>

<net id="3840"><net_src comp="3836" pin="1"/><net_sink comp="1269" pin=2"/></net>

<net id="3841"><net_src comp="3836" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="3845"><net_src comp="1279" pin="3"/><net_sink comp="3842" pin=0"/></net>

<net id="3846"><net_src comp="3842" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="3847"><net_src comp="3842" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="3851"><net_src comp="1296" pin="3"/><net_sink comp="3848" pin=0"/></net>

<net id="3852"><net_src comp="3848" pin="1"/><net_sink comp="1303" pin=2"/></net>

<net id="3853"><net_src comp="3848" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="3857"><net_src comp="2260" pin="1"/><net_sink comp="3854" pin=0"/></net>

<net id="3858"><net_src comp="3854" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="3862"><net_src comp="2264" pin="1"/><net_sink comp="3859" pin=0"/></net>

<net id="3863"><net_src comp="3859" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="3867"><net_src comp="2268" pin="1"/><net_sink comp="3864" pin=0"/></net>

<net id="3868"><net_src comp="3864" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="3872"><net_src comp="2272" pin="1"/><net_sink comp="3869" pin=0"/></net>

<net id="3873"><net_src comp="3869" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="3877"><net_src comp="1781" pin="2"/><net_sink comp="3874" pin=0"/></net>

<net id="3878"><net_src comp="3874" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="3882"><net_src comp="1252" pin="7"/><net_sink comp="3879" pin=0"/></net>

<net id="3883"><net_src comp="3879" pin="1"/><net_sink comp="2276" pin=0"/></net>

<net id="3887"><net_src comp="1785" pin="2"/><net_sink comp="3884" pin=0"/></net>

<net id="3888"><net_src comp="3884" pin="1"/><net_sink comp="1617" pin=1"/></net>

<net id="3892"><net_src comp="1269" pin="7"/><net_sink comp="3889" pin=0"/></net>

<net id="3893"><net_src comp="3889" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="3897"><net_src comp="1789" pin="2"/><net_sink comp="3894" pin=0"/></net>

<net id="3898"><net_src comp="3894" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="3902"><net_src comp="1286" pin="7"/><net_sink comp="3899" pin=0"/></net>

<net id="3903"><net_src comp="3899" pin="1"/><net_sink comp="2284" pin=0"/></net>

<net id="3907"><net_src comp="1793" pin="2"/><net_sink comp="3904" pin=0"/></net>

<net id="3908"><net_src comp="3904" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="3912"><net_src comp="1303" pin="7"/><net_sink comp="3909" pin=0"/></net>

<net id="3913"><net_src comp="3909" pin="1"/><net_sink comp="2288" pin=0"/></net>

<net id="3917"><net_src comp="1313" pin="3"/><net_sink comp="3914" pin=0"/></net>

<net id="3918"><net_src comp="3914" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="3919"><net_src comp="3914" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="3923"><net_src comp="1330" pin="3"/><net_sink comp="3920" pin=0"/></net>

<net id="3924"><net_src comp="3920" pin="1"/><net_sink comp="1337" pin=2"/></net>

<net id="3925"><net_src comp="3920" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="3929"><net_src comp="1347" pin="3"/><net_sink comp="3926" pin=0"/></net>

<net id="3930"><net_src comp="3926" pin="1"/><net_sink comp="1354" pin=2"/></net>

<net id="3931"><net_src comp="3926" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="3935"><net_src comp="1364" pin="3"/><net_sink comp="3932" pin=0"/></net>

<net id="3936"><net_src comp="3932" pin="1"/><net_sink comp="1371" pin=2"/></net>

<net id="3937"><net_src comp="3932" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="3941"><net_src comp="1381" pin="3"/><net_sink comp="3938" pin=0"/></net>

<net id="3942"><net_src comp="3938" pin="1"/><net_sink comp="1437" pin=2"/></net>

<net id="3943"><net_src comp="3938" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="3947"><net_src comp="1388" pin="3"/><net_sink comp="3944" pin=0"/></net>

<net id="3948"><net_src comp="3944" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="3949"><net_src comp="3944" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="3953"><net_src comp="1395" pin="3"/><net_sink comp="3950" pin=0"/></net>

<net id="3954"><net_src comp="3950" pin="1"/><net_sink comp="1455" pin=2"/></net>

<net id="3955"><net_src comp="3950" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="3959"><net_src comp="1402" pin="3"/><net_sink comp="3956" pin=0"/></net>

<net id="3960"><net_src comp="3956" pin="1"/><net_sink comp="1464" pin=2"/></net>

<net id="3961"><net_src comp="3956" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="3965"><net_src comp="1409" pin="3"/><net_sink comp="3962" pin=0"/></net>

<net id="3966"><net_src comp="3962" pin="1"/><net_sink comp="1473" pin=2"/></net>

<net id="3967"><net_src comp="3962" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="3971"><net_src comp="1416" pin="3"/><net_sink comp="3968" pin=0"/></net>

<net id="3972"><net_src comp="3968" pin="1"/><net_sink comp="1482" pin=2"/></net>

<net id="3973"><net_src comp="3968" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="3977"><net_src comp="1423" pin="3"/><net_sink comp="3974" pin=0"/></net>

<net id="3978"><net_src comp="3974" pin="1"/><net_sink comp="1491" pin=2"/></net>

<net id="3979"><net_src comp="3974" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="3983"><net_src comp="1430" pin="3"/><net_sink comp="3980" pin=0"/></net>

<net id="3984"><net_src comp="3980" pin="1"/><net_sink comp="1500" pin=2"/></net>

<net id="3985"><net_src comp="3980" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="3989"><net_src comp="2276" pin="1"/><net_sink comp="3986" pin=0"/></net>

<net id="3990"><net_src comp="3986" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="3994"><net_src comp="2280" pin="1"/><net_sink comp="3991" pin=0"/></net>

<net id="3995"><net_src comp="3991" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="3999"><net_src comp="2284" pin="1"/><net_sink comp="3996" pin=0"/></net>

<net id="4000"><net_src comp="3996" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="4004"><net_src comp="2288" pin="1"/><net_sink comp="4001" pin=0"/></net>

<net id="4005"><net_src comp="4001" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="4009"><net_src comp="1797" pin="2"/><net_sink comp="4006" pin=0"/></net>

<net id="4010"><net_src comp="4006" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="4014"><net_src comp="1320" pin="7"/><net_sink comp="4011" pin=0"/></net>

<net id="4015"><net_src comp="4011" pin="1"/><net_sink comp="2292" pin=0"/></net>

<net id="4019"><net_src comp="1801" pin="2"/><net_sink comp="4016" pin=0"/></net>

<net id="4020"><net_src comp="4016" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="4024"><net_src comp="1337" pin="7"/><net_sink comp="4021" pin=0"/></net>

<net id="4025"><net_src comp="4021" pin="1"/><net_sink comp="2296" pin=0"/></net>

<net id="4029"><net_src comp="1805" pin="2"/><net_sink comp="4026" pin=0"/></net>

<net id="4030"><net_src comp="4026" pin="1"/><net_sink comp="2300" pin=2"/></net>

<net id="4034"><net_src comp="1809" pin="2"/><net_sink comp="4031" pin=0"/></net>

<net id="4035"><net_src comp="4031" pin="1"/><net_sink comp="2307" pin=2"/></net>

<net id="4039"><net_src comp="1354" pin="7"/><net_sink comp="4036" pin=0"/></net>

<net id="4040"><net_src comp="4036" pin="1"/><net_sink comp="2314" pin=0"/></net>

<net id="4044"><net_src comp="1371" pin="7"/><net_sink comp="4041" pin=0"/></net>

<net id="4045"><net_src comp="4041" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="4049"><net_src comp="2292" pin="1"/><net_sink comp="4046" pin=0"/></net>

<net id="4050"><net_src comp="4046" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="4054"><net_src comp="2296" pin="1"/><net_sink comp="4051" pin=0"/></net>

<net id="4055"><net_src comp="4051" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="4059"><net_src comp="1813" pin="2"/><net_sink comp="4056" pin=0"/></net>

<net id="4060"><net_src comp="4056" pin="1"/><net_sink comp="2322" pin=2"/></net>

<net id="4064"><net_src comp="1817" pin="2"/><net_sink comp="4061" pin=0"/></net>

<net id="4065"><net_src comp="4061" pin="1"/><net_sink comp="2336" pin=2"/></net>

<net id="4069"><net_src comp="1821" pin="2"/><net_sink comp="4066" pin=0"/></net>

<net id="4070"><net_src comp="4066" pin="1"/><net_sink comp="2329" pin=2"/></net>

<net id="4074"><net_src comp="1825" pin="2"/><net_sink comp="4071" pin=0"/></net>

<net id="4075"><net_src comp="4071" pin="1"/><net_sink comp="2343" pin=2"/></net>

<net id="4079"><net_src comp="2300" pin="3"/><net_sink comp="4076" pin=0"/></net>

<net id="4080"><net_src comp="4076" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="4084"><net_src comp="2307" pin="3"/><net_sink comp="4081" pin=0"/></net>

<net id="4085"><net_src comp="4081" pin="1"/><net_sink comp="1641" pin=1"/></net>

<net id="4089"><net_src comp="2314" pin="1"/><net_sink comp="4086" pin=0"/></net>

<net id="4090"><net_src comp="4086" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="4094"><net_src comp="2318" pin="1"/><net_sink comp="4091" pin=0"/></net>

<net id="4095"><net_src comp="4091" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="4099"><net_src comp="1437" pin="7"/><net_sink comp="4096" pin=0"/></net>

<net id="4100"><net_src comp="4096" pin="1"/><net_sink comp="2350" pin=0"/></net>

<net id="4104"><net_src comp="1446" pin="7"/><net_sink comp="4101" pin=0"/></net>

<net id="4105"><net_src comp="4101" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="4109"><net_src comp="1455" pin="7"/><net_sink comp="4106" pin=0"/></net>

<net id="4110"><net_src comp="4106" pin="1"/><net_sink comp="2358" pin=0"/></net>

<net id="4114"><net_src comp="1464" pin="7"/><net_sink comp="4111" pin=0"/></net>

<net id="4115"><net_src comp="4111" pin="1"/><net_sink comp="2362" pin=0"/></net>

<net id="4119"><net_src comp="1509" pin="2"/><net_sink comp="4116" pin=0"/></net>

<net id="4120"><net_src comp="4116" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="4124"><net_src comp="1513" pin="2"/><net_sink comp="4121" pin=0"/></net>

<net id="4125"><net_src comp="4121" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="4129"><net_src comp="1829" pin="2"/><net_sink comp="4126" pin=0"/></net>

<net id="4130"><net_src comp="4126" pin="1"/><net_sink comp="2374" pin=2"/></net>

<net id="4134"><net_src comp="1833" pin="2"/><net_sink comp="4131" pin=0"/></net>

<net id="4135"><net_src comp="4131" pin="1"/><net_sink comp="2388" pin=2"/></net>

<net id="4139"><net_src comp="1837" pin="2"/><net_sink comp="4136" pin=0"/></net>

<net id="4140"><net_src comp="4136" pin="1"/><net_sink comp="2381" pin=2"/></net>

<net id="4144"><net_src comp="1841" pin="2"/><net_sink comp="4141" pin=0"/></net>

<net id="4145"><net_src comp="4141" pin="1"/><net_sink comp="2395" pin=2"/></net>

<net id="4149"><net_src comp="2322" pin="3"/><net_sink comp="4146" pin=0"/></net>

<net id="4150"><net_src comp="4146" pin="1"/><net_sink comp="1645" pin=1"/></net>

<net id="4154"><net_src comp="2329" pin="3"/><net_sink comp="4151" pin=0"/></net>

<net id="4155"><net_src comp="4151" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="4159"><net_src comp="2336" pin="3"/><net_sink comp="4156" pin=0"/></net>

<net id="4160"><net_src comp="4156" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="4164"><net_src comp="2343" pin="3"/><net_sink comp="4161" pin=0"/></net>

<net id="4165"><net_src comp="4161" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="4169"><net_src comp="2350" pin="1"/><net_sink comp="4166" pin=0"/></net>

<net id="4170"><net_src comp="4166" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="4174"><net_src comp="2354" pin="1"/><net_sink comp="4171" pin=0"/></net>

<net id="4175"><net_src comp="4171" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="4179"><net_src comp="2358" pin="1"/><net_sink comp="4176" pin=0"/></net>

<net id="4180"><net_src comp="4176" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="4184"><net_src comp="2362" pin="1"/><net_sink comp="4181" pin=0"/></net>

<net id="4185"><net_src comp="4181" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="4189"><net_src comp="1473" pin="7"/><net_sink comp="4186" pin=0"/></net>

<net id="4190"><net_src comp="4186" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="4194"><net_src comp="1482" pin="7"/><net_sink comp="4191" pin=0"/></net>

<net id="4195"><net_src comp="4191" pin="1"/><net_sink comp="2406" pin=0"/></net>

<net id="4199"><net_src comp="1491" pin="7"/><net_sink comp="4196" pin=0"/></net>

<net id="4200"><net_src comp="4196" pin="1"/><net_sink comp="2410" pin=0"/></net>

<net id="4204"><net_src comp="1500" pin="7"/><net_sink comp="4201" pin=0"/></net>

<net id="4205"><net_src comp="4201" pin="1"/><net_sink comp="2414" pin=0"/></net>

<net id="4209"><net_src comp="1517" pin="2"/><net_sink comp="4206" pin=0"/></net>

<net id="4210"><net_src comp="4206" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="4214"><net_src comp="1521" pin="2"/><net_sink comp="4211" pin=0"/></net>

<net id="4215"><net_src comp="4211" pin="1"/><net_sink comp="2422" pin=0"/></net>

<net id="4219"><net_src comp="1525" pin="2"/><net_sink comp="4216" pin=0"/></net>

<net id="4220"><net_src comp="4216" pin="1"/><net_sink comp="2426" pin=0"/></net>

<net id="4224"><net_src comp="1529" pin="2"/><net_sink comp="4221" pin=0"/></net>

<net id="4225"><net_src comp="4221" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="4229"><net_src comp="2374" pin="3"/><net_sink comp="4226" pin=0"/></net>

<net id="4230"><net_src comp="4226" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="4234"><net_src comp="2381" pin="3"/><net_sink comp="4231" pin=0"/></net>

<net id="4235"><net_src comp="4231" pin="1"/><net_sink comp="1669" pin=1"/></net>

<net id="4239"><net_src comp="2388" pin="3"/><net_sink comp="4236" pin=0"/></net>

<net id="4240"><net_src comp="4236" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="4244"><net_src comp="2395" pin="3"/><net_sink comp="4241" pin=0"/></net>

<net id="4245"><net_src comp="4241" pin="1"/><net_sink comp="1673" pin=1"/></net>

<net id="4249"><net_src comp="2402" pin="1"/><net_sink comp="4246" pin=0"/></net>

<net id="4250"><net_src comp="4246" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="4254"><net_src comp="2406" pin="1"/><net_sink comp="4251" pin=0"/></net>

<net id="4255"><net_src comp="4251" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="4259"><net_src comp="2410" pin="1"/><net_sink comp="4256" pin=0"/></net>

<net id="4260"><net_src comp="4256" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="4264"><net_src comp="2414" pin="1"/><net_sink comp="4261" pin=0"/></net>

<net id="4265"><net_src comp="4261" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="4269"><net_src comp="1533" pin="2"/><net_sink comp="4266" pin=0"/></net>

<net id="4270"><net_src comp="4266" pin="1"/><net_sink comp="2434" pin=0"/></net>

<net id="4274"><net_src comp="1537" pin="2"/><net_sink comp="4271" pin=0"/></net>

<net id="4275"><net_src comp="4271" pin="1"/><net_sink comp="2438" pin=0"/></net>

<net id="4279"><net_src comp="1541" pin="2"/><net_sink comp="4276" pin=0"/></net>

<net id="4280"><net_src comp="4276" pin="1"/><net_sink comp="2442" pin=0"/></net>

<net id="4284"><net_src comp="1545" pin="2"/><net_sink comp="4281" pin=0"/></net>

<net id="4285"><net_src comp="4281" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="4289"><net_src comp="1549" pin="2"/><net_sink comp="4286" pin=0"/></net>

<net id="4290"><net_src comp="4286" pin="1"/><net_sink comp="2450" pin=0"/></net>

<net id="4294"><net_src comp="1553" pin="2"/><net_sink comp="4291" pin=0"/></net>

<net id="4295"><net_src comp="4291" pin="1"/><net_sink comp="2454" pin=0"/></net>

<net id="4299"><net_src comp="1557" pin="2"/><net_sink comp="4296" pin=0"/></net>

<net id="4300"><net_src comp="4296" pin="1"/><net_sink comp="2458" pin=0"/></net>

<net id="4304"><net_src comp="1561" pin="2"/><net_sink comp="4301" pin=0"/></net>

<net id="4305"><net_src comp="4301" pin="1"/><net_sink comp="2462" pin=0"/></net>

<net id="4309"><net_src comp="1565" pin="2"/><net_sink comp="4306" pin=0"/></net>

<net id="4310"><net_src comp="4306" pin="1"/><net_sink comp="2466" pin=0"/></net>

<net id="4314"><net_src comp="1569" pin="2"/><net_sink comp="4311" pin=0"/></net>

<net id="4315"><net_src comp="4311" pin="1"/><net_sink comp="2470" pin=0"/></net>

<net id="4319"><net_src comp="1573" pin="2"/><net_sink comp="4316" pin=0"/></net>

<net id="4320"><net_src comp="4316" pin="1"/><net_sink comp="2474" pin=0"/></net>

<net id="4324"><net_src comp="1577" pin="2"/><net_sink comp="4321" pin=0"/></net>

<net id="4325"><net_src comp="4321" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="4329"><net_src comp="1581" pin="2"/><net_sink comp="4326" pin=0"/></net>

<net id="4330"><net_src comp="4326" pin="1"/><net_sink comp="2482" pin=0"/></net>

<net id="4334"><net_src comp="1585" pin="2"/><net_sink comp="4331" pin=0"/></net>

<net id="4335"><net_src comp="4331" pin="1"/><net_sink comp="2486" pin=0"/></net>

<net id="4339"><net_src comp="1589" pin="2"/><net_sink comp="4336" pin=0"/></net>

<net id="4340"><net_src comp="4336" pin="1"/><net_sink comp="2490" pin=0"/></net>

<net id="4344"><net_src comp="1593" pin="2"/><net_sink comp="4341" pin=0"/></net>

<net id="4345"><net_src comp="4341" pin="1"/><net_sink comp="2494" pin=0"/></net>

<net id="4349"><net_src comp="1597" pin="2"/><net_sink comp="4346" pin=0"/></net>

<net id="4350"><net_src comp="4346" pin="1"/><net_sink comp="2498" pin=0"/></net>

<net id="4354"><net_src comp="1601" pin="2"/><net_sink comp="4351" pin=0"/></net>

<net id="4355"><net_src comp="4351" pin="1"/><net_sink comp="2502" pin=0"/></net>

<net id="4359"><net_src comp="1605" pin="2"/><net_sink comp="4356" pin=0"/></net>

<net id="4360"><net_src comp="4356" pin="1"/><net_sink comp="2506" pin=0"/></net>

<net id="4364"><net_src comp="1609" pin="2"/><net_sink comp="4361" pin=0"/></net>

<net id="4365"><net_src comp="4361" pin="1"/><net_sink comp="2510" pin=0"/></net>

<net id="4369"><net_src comp="1613" pin="2"/><net_sink comp="4366" pin=0"/></net>

<net id="4370"><net_src comp="4366" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="4374"><net_src comp="1617" pin="2"/><net_sink comp="4371" pin=0"/></net>

<net id="4375"><net_src comp="4371" pin="1"/><net_sink comp="2518" pin=0"/></net>

<net id="4379"><net_src comp="1621" pin="2"/><net_sink comp="4376" pin=0"/></net>

<net id="4380"><net_src comp="4376" pin="1"/><net_sink comp="2522" pin=0"/></net>

<net id="4384"><net_src comp="1625" pin="2"/><net_sink comp="4381" pin=0"/></net>

<net id="4385"><net_src comp="4381" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="4389"><net_src comp="1629" pin="2"/><net_sink comp="4386" pin=0"/></net>

<net id="4390"><net_src comp="4386" pin="1"/><net_sink comp="2530" pin=0"/></net>

<net id="4394"><net_src comp="1633" pin="2"/><net_sink comp="4391" pin=0"/></net>

<net id="4395"><net_src comp="4391" pin="1"/><net_sink comp="2534" pin=0"/></net>

<net id="4399"><net_src comp="1637" pin="2"/><net_sink comp="4396" pin=0"/></net>

<net id="4400"><net_src comp="4396" pin="1"/><net_sink comp="2538" pin=0"/></net>

<net id="4404"><net_src comp="1641" pin="2"/><net_sink comp="4401" pin=0"/></net>

<net id="4405"><net_src comp="4401" pin="1"/><net_sink comp="2542" pin=0"/></net>

<net id="4409"><net_src comp="1645" pin="2"/><net_sink comp="4406" pin=0"/></net>

<net id="4410"><net_src comp="4406" pin="1"/><net_sink comp="2546" pin=0"/></net>

<net id="4414"><net_src comp="1649" pin="2"/><net_sink comp="4411" pin=0"/></net>

<net id="4415"><net_src comp="4411" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="4419"><net_src comp="1653" pin="2"/><net_sink comp="4416" pin=0"/></net>

<net id="4420"><net_src comp="4416" pin="1"/><net_sink comp="2554" pin=0"/></net>

<net id="4424"><net_src comp="1657" pin="2"/><net_sink comp="4421" pin=0"/></net>

<net id="4425"><net_src comp="4421" pin="1"/><net_sink comp="2558" pin=0"/></net>

<net id="4429"><net_src comp="1661" pin="2"/><net_sink comp="4426" pin=0"/></net>

<net id="4430"><net_src comp="4426" pin="1"/><net_sink comp="2562" pin=0"/></net>

<net id="4434"><net_src comp="1665" pin="2"/><net_sink comp="4431" pin=0"/></net>

<net id="4435"><net_src comp="4431" pin="1"/><net_sink comp="2566" pin=0"/></net>

<net id="4439"><net_src comp="1669" pin="2"/><net_sink comp="4436" pin=0"/></net>

<net id="4440"><net_src comp="4436" pin="1"/><net_sink comp="2570" pin=0"/></net>

<net id="4444"><net_src comp="1673" pin="2"/><net_sink comp="4441" pin=0"/></net>

<net id="4445"><net_src comp="4441" pin="1"/><net_sink comp="2574" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_op_0 | {24 }
	Port: real_op_1 | {25 }
	Port: real_op_2 | {25 }
	Port: real_op_3 | {26 }
	Port: real_op_4 | {26 }
	Port: real_op_5 | {27 }
	Port: real_op_6 | {27 }
	Port: real_op_7 | {28 }
	Port: real_op_8 | {28 }
	Port: real_op_9 | {29 }
	Port: real_op_10 | {29 }
	Port: real_op_11 | {30 }
	Port: real_op_12 | {30 }
	Port: real_op_13 | {31 }
	Port: real_op_14 | {31 }
	Port: real_op_15 | {32 }
	Port: real_op_16 | {32 }
	Port: real_op_17 | {33 }
	Port: real_op_18 | {33 }
	Port: real_op_19 | {34 }
	Port: real_op_20 | {34 }
	Port: imag_op_0 | {24 }
	Port: imag_op_1 | {25 }
	Port: imag_op_2 | {25 }
	Port: imag_op_3 | {26 }
	Port: imag_op_4 | {26 }
	Port: imag_op_5 | {27 }
	Port: imag_op_6 | {27 }
	Port: imag_op_7 | {28 }
	Port: imag_op_8 | {28 }
	Port: imag_op_9 | {29 }
	Port: imag_op_10 | {29 }
	Port: imag_op_11 | {30 }
	Port: imag_op_12 | {30 }
	Port: imag_op_13 | {31 }
	Port: imag_op_14 | {31 }
	Port: imag_op_15 | {32 }
	Port: imag_op_16 | {32 }
	Port: imag_op_17 | {33 }
	Port: imag_op_18 | {33 }
	Port: imag_op_19 | {34 }
	Port: imag_op_20 | {34 }
 - Input state : 
	Port: dft : real_sample | {5 6 }
	Port: dft : real_op_0 | {12 13 }
	Port: dft : real_op_1 | {13 14 }
	Port: dft : real_op_2 | {13 14 }
	Port: dft : real_op_3 | {14 15 }
	Port: dft : real_op_4 | {14 15 }
	Port: dft : real_op_5 | {15 16 }
	Port: dft : real_op_6 | {15 16 }
	Port: dft : real_op_7 | {16 17 }
	Port: dft : real_op_8 | {16 17 }
	Port: dft : real_op_9 | {17 18 }
	Port: dft : real_op_10 | {17 18 }
	Port: dft : real_op_11 | {18 19 }
	Port: dft : real_op_12 | {18 19 }
	Port: dft : real_op_13 | {19 20 }
	Port: dft : real_op_14 | {19 20 }
	Port: dft : real_op_15 | {20 21 }
	Port: dft : real_op_16 | {20 21 }
	Port: dft : real_op_17 | {21 22 }
	Port: dft : real_op_18 | {21 22 }
	Port: dft : real_op_19 | {22 23 }
	Port: dft : real_op_20 | {22 23 }
	Port: dft : imag_op_0 | {12 13 }
	Port: dft : imag_op_1 | {13 14 }
	Port: dft : imag_op_2 | {13 14 }
	Port: dft : imag_op_3 | {14 15 }
	Port: dft : imag_op_4 | {14 15 }
	Port: dft : imag_op_5 | {15 16 }
	Port: dft : imag_op_6 | {15 16 }
	Port: dft : imag_op_7 | {16 17 }
	Port: dft : imag_op_8 | {16 17 }
	Port: dft : imag_op_9 | {17 18 }
	Port: dft : imag_op_10 | {17 18 }
	Port: dft : imag_op_11 | {18 19 }
	Port: dft : imag_op_12 | {18 19 }
	Port: dft : imag_op_13 | {19 20 }
	Port: dft : imag_op_14 | {19 20 }
	Port: dft : imag_op_15 | {20 21 }
	Port: dft : imag_op_16 | {20 21 }
	Port: dft : imag_op_17 | {21 22 }
	Port: dft : imag_op_18 | {21 22 }
	Port: dft : imag_op_19 | {22 23 }
	Port: dft : imag_op_20 | {22 23 }
	Port: dft : p_ZL22cos_coefficients_table_0 | {5 6 }
	Port: dft : p_ZL22sin_coefficients_table_0 | {5 6 }
	Port: dft : p_ZL22cos_coefficients_table_1 | {6 7 }
	Port: dft : p_ZL22sin_coefficients_table_1 | {6 7 }
	Port: dft : p_ZL22cos_coefficients_table_2 | {6 7 }
	Port: dft : p_ZL22sin_coefficients_table_2 | {6 7 }
	Port: dft : p_ZL22cos_coefficients_table_3 | {7 8 }
	Port: dft : p_ZL22sin_coefficients_table_3 | {7 8 }
	Port: dft : p_ZL22cos_coefficients_table_4 | {7 8 }
	Port: dft : p_ZL22sin_coefficients_table_4 | {7 8 }
	Port: dft : p_ZL22cos_coefficients_table_5 | {8 9 }
	Port: dft : p_ZL22sin_coefficients_table_5 | {8 9 }
	Port: dft : p_ZL22cos_coefficients_table_6 | {8 9 }
	Port: dft : p_ZL22sin_coefficients_table_6 | {8 9 }
	Port: dft : p_ZL22cos_coefficients_table_7 | {9 10 }
	Port: dft : p_ZL22sin_coefficients_table_7 | {9 10 }
	Port: dft : p_ZL22cos_coefficients_table_8 | {9 10 }
	Port: dft : p_ZL22sin_coefficients_table_8 | {9 10 }
	Port: dft : p_ZL22cos_coefficients_table_9 | {10 11 }
	Port: dft : p_ZL22sin_coefficients_table_9 | {10 11 }
	Port: dft : p_ZL22cos_coefficients_table_10 | {10 11 }
	Port: dft : p_ZL22sin_coefficients_table_10 | {10 11 }
	Port: dft : p_ZL22cos_coefficients_table_11 | {11 12 }
	Port: dft : p_ZL22sin_coefficients_table_11 | {11 12 }
	Port: dft : p_ZL22cos_coefficients_table_12 | {11 12 }
	Port: dft : p_ZL22sin_coefficients_table_12 | {11 12 }
	Port: dft : p_ZL22cos_coefficients_table_13 | {12 13 }
	Port: dft : p_ZL22sin_coefficients_table_13 | {12 13 }
	Port: dft : p_ZL22cos_coefficients_table_14 | {12 13 }
	Port: dft : p_ZL22sin_coefficients_table_14 | {12 13 }
	Port: dft : p_ZL22cos_coefficients_table_15 | {13 14 }
	Port: dft : p_ZL22sin_coefficients_table_15 | {13 14 }
	Port: dft : p_ZL22cos_coefficients_table_16 | {13 14 }
	Port: dft : p_ZL22sin_coefficients_table_16 | {13 14 }
	Port: dft : p_ZL22cos_coefficients_table_17 | {14 15 }
	Port: dft : p_ZL22sin_coefficients_table_17 | {14 15 }
	Port: dft : p_ZL22cos_coefficients_table_18 | {14 15 }
	Port: dft : p_ZL22sin_coefficients_table_18 | {14 15 }
	Port: dft : p_ZL22cos_coefficients_table_19 | {15 16 }
	Port: dft : p_ZL22sin_coefficients_table_19 | {15 16 }
	Port: dft : p_ZL22cos_coefficients_table_20 | {15 16 }
	Port: dft : p_ZL22sin_coefficients_table_20 | {15 16 }
  - Chain level:
	State 1
		store_ln18 : 1
		store_ln18 : 1
		store_ln18 : 1
		indvar_flatten_load : 1
		icmp_ln18 : 2
		add_ln18 : 2
		br_ln18 : 3
		k_load : 1
		n_load : 1
		tmp : 2
		select_ln18 : 3
		add_ln18_1 : 2
		select_ln18_1 : 3
		trunc_ln18 : 4
		trunc_ln23 : 4
		zext_ln45_2 : 4
		mul_ln45 : 5
		icmp_ln78 : 4
		add_ln20 : 4
		store_ln20 : 3
		store_ln20 : 4
		store_ln20 : 5
	State 2
	State 3
	State 4
		tmp_1 : 1
	State 5
		real_sample_addr : 1
		real_sample_load : 2
		index2 : 1
		p_ZL22cos_coefficients_table_0_addr : 1
		p_ZL22cos_coefficients_table_0_load : 2
		p_ZL22sin_coefficients_table_0_addr : 1
		p_ZL22sin_coefficients_table_0_load : 2
	State 6
		index4 : 1
		p_ZL22cos_coefficients_table_1_addr : 1
		p_ZL22cos_coefficients_table_1_load : 2
		p_ZL22sin_coefficients_table_1_addr : 1
		p_ZL22sin_coefficients_table_1_load : 2
		p_ZL22cos_coefficients_table_2_addr : 1
		p_ZL22cos_coefficients_table_2_load : 2
		p_ZL22sin_coefficients_table_2_addr : 1
		p_ZL22sin_coefficients_table_2_load : 2
	State 7
		index6 : 1
		mul : 1
		mul1 : 1
		p_ZL22cos_coefficients_table_3_addr : 1
		p_ZL22cos_coefficients_table_3_load : 2
		p_ZL22sin_coefficients_table_3_addr : 1
		p_ZL22sin_coefficients_table_3_load : 2
		p_ZL22cos_coefficients_table_4_addr : 1
		p_ZL22cos_coefficients_table_4_load : 2
		p_ZL22sin_coefficients_table_4_addr : 1
		p_ZL22sin_coefficients_table_4_load : 2
	State 8
		index8 : 1
		p_ZL22cos_coefficients_table_5_addr : 1
		p_ZL22cos_coefficients_table_5_load : 2
		p_ZL22sin_coefficients_table_5_addr : 1
		p_ZL22sin_coefficients_table_5_load : 2
		p_ZL22cos_coefficients_table_6_addr : 1
		p_ZL22cos_coefficients_table_6_load : 2
		p_ZL22sin_coefficients_table_6_addr : 1
		p_ZL22sin_coefficients_table_6_load : 2
	State 9
		index10 : 1
		p_ZL22cos_coefficients_table_7_addr : 1
		p_ZL22cos_coefficients_table_7_load : 2
		p_ZL22sin_coefficients_table_7_addr : 1
		p_ZL22sin_coefficients_table_7_load : 2
		p_ZL22cos_coefficients_table_8_addr : 1
		p_ZL22cos_coefficients_table_8_load : 2
		p_ZL22sin_coefficients_table_8_addr : 1
		p_ZL22sin_coefficients_table_8_load : 2
	State 10
		index12 : 1
		p_ZL22cos_coefficients_table_9_addr : 1
		p_ZL22cos_coefficients_table_9_load : 2
		p_ZL22sin_coefficients_table_9_addr : 1
		p_ZL22sin_coefficients_table_9_load : 2
		p_ZL22cos_coefficients_table_10_addr : 1
		p_ZL22cos_coefficients_table_10_load : 2
		p_ZL22sin_coefficients_table_10_addr : 1
		p_ZL22sin_coefficients_table_10_load : 2
	State 11
		index14 : 1
		p_ZL22cos_coefficients_table_11_addr : 1
		p_ZL22cos_coefficients_table_11_load : 2
		p_ZL22sin_coefficients_table_11_addr : 1
		p_ZL22sin_coefficients_table_11_load : 2
		p_ZL22cos_coefficients_table_12_addr : 1
		p_ZL22cos_coefficients_table_12_load : 2
		p_ZL22sin_coefficients_table_12_addr : 1
		p_ZL22sin_coefficients_table_12_load : 2
	State 12
		index16 : 1
		real_op_0_addr : 1
		real_op_0_load : 2
		imag_op_0_addr : 1
		imag_op_0_load : 2
		p_ZL22cos_coefficients_table_13_addr : 1
		p_ZL22cos_coefficients_table_13_load : 2
		p_ZL22sin_coefficients_table_13_addr : 1
		p_ZL22sin_coefficients_table_13_load : 2
		p_ZL22cos_coefficients_table_14_addr : 1
		p_ZL22cos_coefficients_table_14_load : 2
		p_ZL22sin_coefficients_table_14_addr : 1
		p_ZL22sin_coefficients_table_14_load : 2
	State 13
		index18 : 1
		real_op_1_load : 1
		imag_op_1_load : 1
		real_op_2_load : 1
		imag_op_2_load : 1
		p_ZL22cos_coefficients_table_15_addr : 1
		p_ZL22cos_coefficients_table_15_load : 2
		p_ZL22sin_coefficients_table_15_addr : 1
		p_ZL22sin_coefficients_table_15_load : 2
		p_ZL22cos_coefficients_table_16_addr : 1
		p_ZL22cos_coefficients_table_16_load : 2
		p_ZL22sin_coefficients_table_16_addr : 1
		p_ZL22sin_coefficients_table_16_load : 2
	State 14
		index20 : 1
		add : 1
		add1 : 1
		real_op_3_load : 1
		imag_op_3_load : 1
		real_op_4_load : 1
		imag_op_4_load : 1
		p_ZL22cos_coefficients_table_17_addr : 1
		p_ZL22cos_coefficients_table_17_load : 2
		p_ZL22sin_coefficients_table_17_addr : 1
		p_ZL22sin_coefficients_table_17_load : 2
		p_ZL22cos_coefficients_table_18_addr : 1
		p_ZL22cos_coefficients_table_18_load : 2
		p_ZL22sin_coefficients_table_18_addr : 1
		p_ZL22sin_coefficients_table_18_load : 2
	State 15
		add2 : 1
		add3 : 1
		add4 : 1
		add5 : 1
		real_op_5_load : 1
		imag_op_5_load : 1
		real_op_6_load : 1
		imag_op_6_load : 1
		p_ZL22cos_coefficients_table_19_addr : 1
		p_ZL22cos_coefficients_table_19_load : 2
		p_ZL22sin_coefficients_table_19_addr : 1
		p_ZL22sin_coefficients_table_19_load : 2
		p_ZL22cos_coefficients_table_20_addr : 1
		p_ZL22cos_coefficients_table_20_load : 2
		p_ZL22sin_coefficients_table_20_addr : 1
		p_ZL22sin_coefficients_table_20_load : 2
	State 16
		add6 : 1
		add7 : 1
		add8 : 1
		add9 : 1
		real_op_7_load : 1
		imag_op_7_load : 1
		real_op_8_load : 1
		imag_op_8_load : 1
	State 17
		add10 : 1
		add11 : 1
		add12 : 1
		add13 : 1
		real_op_9_load : 1
		imag_op_9_load : 1
		real_op_10_load : 1
		imag_op_10_load : 1
	State 18
		add14 : 1
		add15 : 1
		add16 : 1
		add17 : 1
		real_op_11_load : 1
		imag_op_11_load : 1
		real_op_12_load : 1
		imag_op_12_load : 1
	State 19
		add18 : 1
		add19 : 1
		add20 : 1
		add21 : 1
		real_op_13_load : 1
		imag_op_13_load : 1
		real_op_14_load : 1
		imag_op_14_load : 1
	State 20
		add22 : 1
		add23 : 1
		add24 : 1
		add25 : 1
		real_op_15_load : 1
		imag_op_15_load : 1
		real_op_16_load : 1
		imag_op_16_load : 1
	State 21
		add26 : 1
		add27 : 1
		add28 : 1
		add29 : 1
	State 22
		add30 : 1
		add31 : 1
		add32 : 1
		add33 : 1
	State 23
		add34 : 1
		add35 : 1
		add36 : 1
		add37 : 1
	State 24
		store_ln45 : 1
		store_ln46 : 1
		add38 : 1
		add39 : 1
		add40 : 1
		add41 : 1
	State 25
		store_ln47 : 1
		store_ln48 : 1
		store_ln49 : 1
		store_ln50 : 1
	State 26
		store_ln51 : 1
		store_ln52 : 1
		store_ln53 : 1
		store_ln54 : 1
	State 27
		store_ln55 : 1
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
	State 28
		store_ln59 : 1
		store_ln60 : 1
		store_ln61 : 1
		store_ln62 : 1
	State 29
		store_ln63 : 1
		store_ln64 : 1
		store_ln65 : 1
		store_ln66 : 1
	State 30
		store_ln67 : 1
		store_ln68 : 1
		store_ln69 : 1
		store_ln70 : 1
	State 31
		store_ln71 : 1
		store_ln72 : 1
		store_ln73 : 1
		store_ln74 : 1
	State 32
		store_ln75 : 1
		store_ln76 : 1
		store_ln103 : 1
		store_ln104 : 1
	State 33
		store_ln105 : 1
		store_ln106 : 1
		store_ln107 : 1
		store_ln108 : 1
	State 34
		store_ln109 : 1
		store_ln110 : 1
		store_ln111 : 1
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      grp_fu_1509      |    2    |   365   |   421   |
|          |      grp_fu_1513      |    2    |   365   |   421   |
|          |      grp_fu_1517      |    2    |   365   |   421   |
|          |      grp_fu_1521      |    2    |   365   |   421   |
|          |      grp_fu_1525      |    2    |   365   |   421   |
|          |      grp_fu_1529      |    2    |   365   |   421   |
|          |      grp_fu_1533      |    2    |   365   |   421   |
|          |      grp_fu_1537      |    2    |   365   |   421   |
|          |      grp_fu_1541      |    2    |   365   |   421   |
|          |      grp_fu_1545      |    2    |   365   |   421   |
|          |      grp_fu_1549      |    2    |   365   |   421   |
|          |      grp_fu_1553      |    2    |   365   |   421   |
|          |      grp_fu_1557      |    2    |   365   |   421   |
|          |      grp_fu_1561      |    2    |   365   |   421   |
|          |      grp_fu_1565      |    2    |   365   |   421   |
|          |      grp_fu_1569      |    2    |   365   |   421   |
|          |      grp_fu_1573      |    2    |   365   |   421   |
|          |      grp_fu_1577      |    2    |   365   |   421   |
|          |      grp_fu_1581      |    2    |   365   |   421   |
|          |      grp_fu_1585      |    2    |   365   |   421   |
|   fadd   |      grp_fu_1589      |    2    |   365   |   421   |
|          |      grp_fu_1593      |    2    |   365   |   421   |
|          |      grp_fu_1597      |    2    |   365   |   421   |
|          |      grp_fu_1601      |    2    |   365   |   421   |
|          |      grp_fu_1605      |    2    |   365   |   421   |
|          |      grp_fu_1609      |    2    |   365   |   421   |
|          |      grp_fu_1613      |    2    |   365   |   421   |
|          |      grp_fu_1617      |    2    |   365   |   421   |
|          |      grp_fu_1621      |    2    |   365   |   421   |
|          |      grp_fu_1625      |    2    |   365   |   421   |
|          |      grp_fu_1629      |    2    |   365   |   421   |
|          |      grp_fu_1633      |    2    |   365   |   421   |
|          |      grp_fu_1637      |    2    |   365   |   421   |
|          |      grp_fu_1641      |    2    |   365   |   421   |
|          |      grp_fu_1645      |    2    |   365   |   421   |
|          |      grp_fu_1649      |    2    |   365   |   421   |
|          |      grp_fu_1653      |    2    |   365   |   421   |
|          |      grp_fu_1657      |    2    |   365   |   421   |
|          |      grp_fu_1661      |    2    |   365   |   421   |
|          |      grp_fu_1665      |    2    |   365   |   421   |
|          |      grp_fu_1669      |    2    |   365   |   421   |
|          |      grp_fu_1673      |    2    |   365   |   421   |
|----------|-----------------------|---------|---------|---------|
|          |      grp_fu_1677      |    3    |   197   |   304   |
|          |      grp_fu_1681      |    3    |   197   |   304   |
|          |      grp_fu_1685      |    3    |   197   |   304   |
|          |      grp_fu_1689      |    3    |   197   |   304   |
|          |      grp_fu_1693      |    3    |   197   |   304   |
|          |      grp_fu_1697      |    3    |   197   |   304   |
|          |      grp_fu_1701      |    3    |   197   |   304   |
|          |      grp_fu_1705      |    3    |   197   |   304   |
|          |      grp_fu_1709      |    3    |   197   |   304   |
|          |      grp_fu_1713      |    3    |   197   |   304   |
|          |      grp_fu_1717      |    3    |   197   |   304   |
|          |      grp_fu_1721      |    3    |   197   |   304   |
|          |      grp_fu_1725      |    3    |   197   |   304   |
|          |      grp_fu_1729      |    3    |   197   |   304   |
|          |      grp_fu_1733      |    3    |   197   |   304   |
|          |      grp_fu_1737      |    3    |   197   |   304   |
|          |      grp_fu_1741      |    3    |   197   |   304   |
|          |      grp_fu_1745      |    3    |   197   |   304   |
|          |      grp_fu_1749      |    3    |   197   |   304   |
|          |      grp_fu_1753      |    3    |   197   |   304   |
|   fmul   |      grp_fu_1757      |    3    |   197   |   304   |
|          |      grp_fu_1761      |    3    |   197   |   304   |
|          |      grp_fu_1765      |    3    |   197   |   304   |
|          |      grp_fu_1769      |    3    |   197   |   304   |
|          |      grp_fu_1773      |    3    |   197   |   304   |
|          |      grp_fu_1777      |    3    |   197   |   304   |
|          |      grp_fu_1781      |    3    |   197   |   304   |
|          |      grp_fu_1785      |    3    |   197   |   304   |
|          |      grp_fu_1789      |    3    |   197   |   304   |
|          |      grp_fu_1793      |    3    |   197   |   304   |
|          |      grp_fu_1797      |    3    |   197   |   304   |
|          |      grp_fu_1801      |    3    |   197   |   304   |
|          |      grp_fu_1805      |    3    |   197   |   304   |
|          |      grp_fu_1809      |    3    |   197   |   304   |
|          |      grp_fu_1813      |    3    |   197   |   304   |
|          |      grp_fu_1817      |    3    |   197   |   304   |
|          |      grp_fu_1821      |    3    |   197   |   304   |
|          |      grp_fu_1825      |    3    |   197   |   304   |
|          |      grp_fu_1829      |    3    |   197   |   304   |
|          |      grp_fu_1833      |    3    |   197   |   304   |
|          |      grp_fu_1837      |    3    |   197   |   304   |
|          |      grp_fu_1841      |    3    |   197   |   304   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln18_fu_1889  |    0    |    0    |    11   |
|          | select_ln18_1_fu_1903 |    0    |    0    |    11   |
|          |   temp_r16_1_fu_2300  |    0    |    0    |    32   |
|          |   temp_i16_1_fu_2307  |    0    |    0    |    32   |
|          |   temp_r17_1_fu_2322  |    0    |    0    |    32   |
|  select  |   temp_r18_1_fu_2329  |    0    |    0    |    32   |
|          |   temp_i17_1_fu_2336  |    0    |    0    |    32   |
|          |   temp_i18_1_fu_2343  |    0    |    0    |    32   |
|          |   temp_r19_1_fu_2374  |    0    |    0    |    32   |
|          |   temp_r20_1_fu_2381  |    0    |    0    |    32   |
|          |   temp_i19_1_fu_2388  |    0    |    0    |    32   |
|          |   temp_i20_1_fu_2395  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln18_fu_1869   |    0    |    0    |    23   |
|          |   add_ln18_1_fu_1897  |    0    |    0    |    12   |
|          |    add_ln20_fu_1929   |    0    |    0    |    12   |
|          |     index1_fu_1967    |    0    |    0    |    13   |
|          |     index2_fu_1971    |    0    |    0    |    13   |
|          |     index3_fu_1981    |    0    |    0    |    13   |
|          |     index4_fu_1985    |    0    |    0    |    13   |
|          |     index5_fu_2005    |    0    |    0    |    13   |
|          |     index6_fu_2009    |    0    |    0    |    13   |
|          |     index7_fu_2024    |    0    |    0    |    13   |
|          |     index8_fu_2028    |    0    |    0    |    13   |
|    add   |     index9_fu_2043    |    0    |    0    |    13   |
|          |    index10_fu_2047    |    0    |    0    |    13   |
|          |    index11_fu_2062    |    0    |    0    |    13   |
|          |    index12_fu_2066    |    0    |    0    |    13   |
|          |    index13_fu_2081    |    0    |    0    |    13   |
|          |    index14_fu_2085    |    0    |    0    |    13   |
|          |    index15_fu_2100    |    0    |    0    |    13   |
|          |    index16_fu_2104    |    0    |    0    |    13   |
|          |    index17_fu_2124    |    0    |    0    |    13   |
|          |    index18_fu_2128    |    0    |    0    |    13   |
|          |    index19_fu_2143    |    0    |    0    |    13   |
|          |    index20_fu_2147    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln18_fu_1863   |    0    |    0    |    13   |
|          |   icmp_ln78_fu_1923   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    mul   |      grp_fu_1950      |    1    |    0    |    0    |
|          |      grp_fu_2578      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_fu_1881      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln18_fu_1911  |    0    |    0    |    0    |
|          |   trunc_ln23_fu_1915  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln45_2_fu_1919  |    0    |    0    |    0    |
|          |   zext_ln18_fu_1963   |    0    |    0    |    0    |
|          |   zext_ln45_fu_1976   |    0    |    0    |    0    |
|          |   zext_ln47_fu_1990   |    0    |    0    |    0    |
|          |   zext_ln49_fu_1995   |    0    |    0    |    0    |
|          |   zext_ln51_fu_2014   |    0    |    0    |    0    |
|          |   zext_ln53_fu_2019   |    0    |    0    |    0    |
|          |   zext_ln55_fu_2033   |    0    |    0    |    0    |
|          |   zext_ln57_fu_2038   |    0    |    0    |    0    |
|          |   zext_ln59_fu_2052   |    0    |    0    |    0    |
|          |   zext_ln61_fu_2057   |    0    |    0    |    0    |
|   zext   |   zext_ln63_fu_2071   |    0    |    0    |    0    |
|          |   zext_ln65_fu_2076   |    0    |    0    |    0    |
|          |   zext_ln67_fu_2090   |    0    |    0    |    0    |
|          |   zext_ln69_fu_2095   |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_2109  |    0    |    0    |    0    |
|          |   zext_ln71_fu_2114   |    0    |    0    |    0    |
|          |   zext_ln73_fu_2119   |    0    |    0    |    0    |
|          |   zext_ln75_fu_2133   |    0    |    0    |    0    |
|          |   zext_ln91_fu_2138   |    0    |    0    |    0    |
|          |   zext_ln93_fu_2160   |    0    |    0    |    0    |
|          |   zext_ln95_fu_2165   |    0    |    0    |    0    |
|          |   zext_ln97_fu_2186   |    0    |    0    |    0    |
|          |   zext_ln99_fu_2191   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_1954     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |   212   |  23604  |  31123  |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------------------------+--------+--------+--------+
|                               |  BRAM  |   FF   |   LUT  |
+-------------------------------+--------+--------+--------+
| p_ZL22cos_coefficients_table_0|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_1|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_10|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_11|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_12|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_13|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_14|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_15|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_16|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_17|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_18|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_19|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_2|    2   |    0   |    0   |
|p_ZL22cos_coefficients_table_20|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_3|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_4|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_5|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_6|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_7|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_8|    2   |    0   |    0   |
| p_ZL22cos_coefficients_table_9|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_0|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_1|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_10|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_11|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_12|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_13|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_14|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_15|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_16|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_17|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_18|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_19|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_2|    2   |    0   |    0   |
|p_ZL22sin_coefficients_table_20|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_3|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_4|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_5|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_6|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_7|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_8|    2   |    0   |    0   |
| p_ZL22sin_coefficients_table_9|    2   |    0   |    0   |
+-------------------------------+--------+--------+--------+
|             Total             |   84   |    0   |    0   |
+-------------------------------+--------+--------+--------+

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                add10_reg_4286               |   32   |
|                add11_reg_4291               |   32   |
|                add12_reg_4296               |   32   |
|                add13_reg_4301               |   32   |
|                add14_reg_4306               |   32   |
|                add15_reg_4311               |   32   |
|                add16_reg_4316               |   32   |
|                add17_reg_4321               |   32   |
|                add18_reg_4326               |   32   |
|                add19_reg_4331               |   32   |
|                add1_reg_4121                |   32   |
|                add20_reg_4336               |   32   |
|                add21_reg_4341               |   32   |
|                add22_reg_4346               |   32   |
|                add23_reg_4351               |   32   |
|                add24_reg_4356               |   32   |
|                add25_reg_4361               |   32   |
|                add26_reg_4366               |   32   |
|                add27_reg_4371               |   32   |
|                add28_reg_4376               |   32   |
|                add29_reg_4381               |   32   |
|                add2_reg_4206                |   32   |
|                add30_reg_4386               |   32   |
|                add31_reg_4391               |   32   |
|                add32_reg_4396               |   32   |
|                add33_reg_4401               |   32   |
|                add34_reg_4406               |   32   |
|                add35_reg_4411               |   32   |
|                add36_reg_4416               |   32   |
|                add37_reg_4421               |   32   |
|                add38_reg_4426               |   32   |
|                add39_reg_4431               |   32   |
|                add3_reg_4211                |   32   |
|                add40_reg_4436               |   32   |
|                add41_reg_4441               |   32   |
|                add4_reg_4216                |   32   |
|                add5_reg_4221                |   32   |
|                add6_reg_4266                |   32   |
|                add7_reg_4271                |   32   |
|                add8_reg_4276                |   32   |
|                add9_reg_4281                |   32   |
|                 add_reg_4116                |   32   |
|            bitcast_ln103_reg_4086           |   32   |
|            bitcast_ln104_reg_4091           |   32   |
|            bitcast_ln105_reg_4166           |   32   |
|            bitcast_ln106_reg_4171           |   32   |
|            bitcast_ln107_reg_4176           |   32   |
|            bitcast_ln108_reg_4181           |   32   |
|            bitcast_ln109_reg_4246           |   32   |
|            bitcast_ln110_reg_4251           |   32   |
|            bitcast_ln111_reg_4256           |   32   |
|            bitcast_ln112_reg_4261           |   32   |
|            bitcast_ln18_reg_2747            |   32   |
|            bitcast_ln45_reg_3260            |   32   |
|            bitcast_ln46_reg_3265            |   32   |
|            bitcast_ln47_reg_3374            |   32   |
|            bitcast_ln48_reg_3379            |   32   |
|            bitcast_ln49_reg_3384            |   32   |
|            bitcast_ln50_reg_3389            |   32   |
|            bitcast_ln51_reg_3498            |   32   |
|            bitcast_ln52_reg_3503            |   32   |
|            bitcast_ln53_reg_3508            |   32   |
|            bitcast_ln54_reg_3513            |   32   |
|            bitcast_ln55_reg_3602            |   32   |
|            bitcast_ln56_reg_3607            |   32   |
|            bitcast_ln57_reg_3612            |   32   |
|            bitcast_ln58_reg_3617            |   32   |
|            bitcast_ln59_reg_3686            |   32   |
|            bitcast_ln60_reg_3691            |   32   |
|            bitcast_ln61_reg_3696            |   32   |
|            bitcast_ln62_reg_3701            |   32   |
|            bitcast_ln63_reg_3770            |   32   |
|            bitcast_ln64_reg_3775            |   32   |
|            bitcast_ln65_reg_3780            |   32   |
|            bitcast_ln66_reg_3785            |   32   |
|            bitcast_ln67_reg_3854            |   32   |
|            bitcast_ln68_reg_3859            |   32   |
|            bitcast_ln69_reg_3864            |   32   |
|            bitcast_ln70_reg_3869            |   32   |
|            bitcast_ln71_reg_3986            |   32   |
|            bitcast_ln72_reg_3991            |   32   |
|            bitcast_ln73_reg_3996            |   32   |
|            bitcast_ln74_reg_4001            |   32   |
|            bitcast_ln75_reg_4046            |   32   |
|            bitcast_ln76_reg_4051            |   32   |
|              icmp_ln18_reg_2606             |    1   |
|              icmp_ln78_reg_2650             |    1   |
|           imag_op_0_addr_reg_3109           |    6   |
|           imag_op_0_load_reg_3181           |   32   |
|           imag_op_10_addr_reg_3680          |    6   |
|           imag_op_10_load_reg_3741          |   32   |
|           imag_op_11_addr_reg_3752          |    6   |
|           imag_op_11_load_reg_3805          |   32   |
|           imag_op_12_addr_reg_3764          |    6   |
|           imag_op_12_load_reg_3825          |   32   |
|           imag_op_13_addr_reg_3836          |    6   |
|           imag_op_13_load_reg_3889          |   32   |
|           imag_op_14_addr_reg_3848          |    6   |
|           imag_op_14_load_reg_3909          |   32   |
|           imag_op_15_addr_reg_3920          |    6   |
|           imag_op_15_load_reg_4021          |   32   |
|           imag_op_16_addr_reg_3932          |    6   |
|           imag_op_16_load_reg_4041          |   32   |
|           imag_op_17_addr_reg_3944          |    6   |
|           imag_op_17_load_reg_4101          |   32   |
|           imag_op_18_addr_reg_3956          |    6   |
|           imag_op_18_load_reg_4111          |   32   |
|           imag_op_19_addr_reg_3968          |    6   |
|           imag_op_19_load_reg_4191          |   32   |
|           imag_op_1_addr_reg_3192           |    6   |
|           imag_op_1_load_reg_3285           |   32   |
|           imag_op_20_addr_reg_3980          |    6   |
|           imag_op_20_load_reg_4201          |   32   |
|           imag_op_2_addr_reg_3204           |    6   |
|           imag_op_2_load_reg_3305           |   32   |
|           imag_op_3_addr_reg_3316           |    6   |
|           imag_op_3_load_reg_3409           |   32   |
|           imag_op_4_addr_reg_3328           |    6   |
|           imag_op_4_load_reg_3429           |   32   |
|           imag_op_5_addr_reg_3440           |    6   |
|           imag_op_5_load_reg_3533           |   32   |
|           imag_op_6_addr_reg_3452           |    6   |
|           imag_op_6_load_reg_3553           |   32   |
|           imag_op_7_addr_reg_3564           |    6   |
|           imag_op_7_load_reg_3637           |   32   |
|           imag_op_8_addr_reg_3576           |    6   |
|           imag_op_8_load_reg_3657           |   32   |
|           imag_op_9_addr_reg_3668           |    6   |
|           imag_op_9_load_reg_3721           |   32   |
|               index0_reg_2664               |   10   |
|               index10_reg_2900              |   10   |
|               index11_reg_2946              |   10   |
|               index12_reg_2951              |   10   |
|               index13_reg_2997              |   10   |
|               index14_reg_3002              |   10   |
|               index15_reg_3048              |   10   |
|               index16_reg_3053              |   10   |
|               index17_reg_3155              |   10   |
|               index18_reg_3160              |   10   |
|               index19_reg_3250              |   10   |
|               index1_reg_2680               |   10   |
|               index20_reg_3255              |   10   |
|               index2_reg_2685               |   10   |
|               index3_reg_2706               |   10   |
|               index4_reg_2711               |   10   |
|               index5_reg_2793               |   10   |
|               index6_reg_2798               |   10   |
|               index7_reg_2844               |   10   |
|               index8_reg_2849               |   10   |
|               index9_reg_2895               |   10   |
|           indvar_flatten_reg_2599           |   16   |
|                  k_reg_2585                 |   11   |
|                mul10_reg_3518               |   32   |
|                mul11_reg_3528               |   32   |
|                mul12_reg_3538               |   32   |
|                mul13_reg_3548               |   32   |
|                mul14_reg_3622               |   32   |
|                mul15_reg_3632               |   32   |
|                mul16_reg_3642               |   32   |
|                mul17_reg_3652               |   32   |
|                mul18_reg_3706               |   32   |
|                mul19_reg_3716               |   32   |
|                mul1_reg_3176                |   32   |
|                mul20_reg_3726               |   32   |
|                mul21_reg_3736               |   32   |
|                mul22_reg_3790               |   32   |
|                mul23_reg_3800               |   32   |
|                mul24_reg_3810               |   32   |
|                mul25_reg_3820               |   32   |
|                mul26_reg_3874               |   32   |
|                mul27_reg_3884               |   32   |
|                mul28_reg_3894               |   32   |
|                mul29_reg_3904               |   32   |
|                mul2_reg_3270                |   32   |
|                mul30_reg_4006               |   32   |
|                mul31_reg_4016               |   32   |
|                mul3_reg_3280                |   32   |
|                mul4_reg_3290                |   32   |
|                mul5_reg_3300                |   32   |
|                mul6_reg_3394                |   32   |
|                mul7_reg_3404                |   32   |
|                mul8_reg_3414                |   32   |
|                mul9_reg_3424                |   32   |
|                 mul_reg_3166                |   32   |
|                  n_reg_2592                 |   11   |
| p_ZL22cos_coefficients_table_0_addr_reg_2691|   10   |
| p_ZL22cos_coefficients_table_0_load_reg_2717|   32   |
|p_ZL22cos_coefficients_table_10_addr_reg_2987|   10   |
|p_ZL22cos_coefficients_table_10_load_reg_3018|   32   |
|p_ZL22cos_coefficients_table_11_addr_reg_3028|   10   |
|p_ZL22cos_coefficients_table_11_load_reg_3115|   32   |
|p_ZL22cos_coefficients_table_12_addr_reg_3038|   10   |
|p_ZL22cos_coefficients_table_12_load_reg_3125|   32   |
|p_ZL22cos_coefficients_table_13_addr_reg_3135|   10   |
|p_ZL22cos_coefficients_table_13_load_reg_3210|   32   |
|p_ZL22cos_coefficients_table_14_addr_reg_3145|   10   |
|p_ZL22cos_coefficients_table_14_load_reg_3220|   32   |
|p_ZL22cos_coefficients_table_15_addr_reg_3230|   10   |
|p_ZL22cos_coefficients_table_15_load_reg_3334|   32   |
|p_ZL22cos_coefficients_table_16_addr_reg_3240|   10   |
|p_ZL22cos_coefficients_table_16_load_reg_3344|   32   |
|p_ZL22cos_coefficients_table_17_addr_reg_3354|   10   |
|p_ZL22cos_coefficients_table_17_load_reg_3458|   32   |
|p_ZL22cos_coefficients_table_18_addr_reg_3364|   10   |
|p_ZL22cos_coefficients_table_18_load_reg_3468|   32   |
|p_ZL22cos_coefficients_table_19_addr_reg_3478|   10   |
|p_ZL22cos_coefficients_table_19_load_reg_3582|   32   |
| p_ZL22cos_coefficients_table_1_addr_reg_2727|   10   |
| p_ZL22cos_coefficients_table_1_load_reg_2804|   32   |
|p_ZL22cos_coefficients_table_20_addr_reg_3488|   10   |
|p_ZL22cos_coefficients_table_20_load_reg_3592|   32   |
| p_ZL22cos_coefficients_table_2_addr_reg_2737|   10   |
| p_ZL22cos_coefficients_table_2_load_reg_2814|   32   |
| p_ZL22cos_coefficients_table_3_addr_reg_2824|   10   |
| p_ZL22cos_coefficients_table_3_load_reg_2855|   32   |
| p_ZL22cos_coefficients_table_4_addr_reg_2834|   10   |
| p_ZL22cos_coefficients_table_4_load_reg_2865|   32   |
| p_ZL22cos_coefficients_table_5_addr_reg_2875|   10   |
| p_ZL22cos_coefficients_table_5_load_reg_2906|   32   |
| p_ZL22cos_coefficients_table_6_addr_reg_2885|   10   |
| p_ZL22cos_coefficients_table_6_load_reg_2916|   32   |
| p_ZL22cos_coefficients_table_7_addr_reg_2926|   10   |
| p_ZL22cos_coefficients_table_7_load_reg_2957|   32   |
| p_ZL22cos_coefficients_table_8_addr_reg_2936|   10   |
| p_ZL22cos_coefficients_table_8_load_reg_2967|   32   |
| p_ZL22cos_coefficients_table_9_addr_reg_2977|   10   |
| p_ZL22cos_coefficients_table_9_load_reg_3008|   32   |
| p_ZL22sin_coefficients_table_0_addr_reg_2696|   10   |
| p_ZL22sin_coefficients_table_0_load_reg_2722|   32   |
|p_ZL22sin_coefficients_table_10_addr_reg_2992|   10   |
|p_ZL22sin_coefficients_table_10_load_reg_3023|   32   |
|p_ZL22sin_coefficients_table_11_addr_reg_3033|   10   |
|p_ZL22sin_coefficients_table_11_load_reg_3120|   32   |
|p_ZL22sin_coefficients_table_12_addr_reg_3043|   10   |
|p_ZL22sin_coefficients_table_12_load_reg_3130|   32   |
|p_ZL22sin_coefficients_table_13_addr_reg_3140|   10   |
|p_ZL22sin_coefficients_table_13_load_reg_3215|   32   |
|p_ZL22sin_coefficients_table_14_addr_reg_3150|   10   |
|p_ZL22sin_coefficients_table_14_load_reg_3225|   32   |
|p_ZL22sin_coefficients_table_15_addr_reg_3235|   10   |
|p_ZL22sin_coefficients_table_15_load_reg_3339|   32   |
|p_ZL22sin_coefficients_table_16_addr_reg_3245|   10   |
|p_ZL22sin_coefficients_table_16_load_reg_3349|   32   |
|p_ZL22sin_coefficients_table_17_addr_reg_3359|   10   |
|p_ZL22sin_coefficients_table_17_load_reg_3463|   32   |
|p_ZL22sin_coefficients_table_18_addr_reg_3369|   10   |
|p_ZL22sin_coefficients_table_18_load_reg_3473|   32   |
|p_ZL22sin_coefficients_table_19_addr_reg_3483|   10   |
|p_ZL22sin_coefficients_table_19_load_reg_3587|   32   |
| p_ZL22sin_coefficients_table_1_addr_reg_2732|   10   |
| p_ZL22sin_coefficients_table_1_load_reg_2809|   32   |
|p_ZL22sin_coefficients_table_20_addr_reg_3493|   10   |
|p_ZL22sin_coefficients_table_20_load_reg_3597|   32   |
| p_ZL22sin_coefficients_table_2_addr_reg_2742|   10   |
| p_ZL22sin_coefficients_table_2_load_reg_2819|   32   |
| p_ZL22sin_coefficients_table_3_addr_reg_2829|   10   |
| p_ZL22sin_coefficients_table_3_load_reg_2860|   32   |
| p_ZL22sin_coefficients_table_4_addr_reg_2839|   10   |
| p_ZL22sin_coefficients_table_4_load_reg_2870|   32   |
| p_ZL22sin_coefficients_table_5_addr_reg_2880|   10   |
| p_ZL22sin_coefficients_table_5_load_reg_2911|   32   |
| p_ZL22sin_coefficients_table_6_addr_reg_2890|   10   |
| p_ZL22sin_coefficients_table_6_load_reg_2921|   32   |
| p_ZL22sin_coefficients_table_7_addr_reg_2931|   10   |
| p_ZL22sin_coefficients_table_7_load_reg_2962|   32   |
| p_ZL22sin_coefficients_table_8_addr_reg_2941|   10   |
| p_ZL22sin_coefficients_table_8_load_reg_2972|   32   |
| p_ZL22sin_coefficients_table_9_addr_reg_2982|   10   |
| p_ZL22sin_coefficients_table_9_load_reg_3013|   32   |
|           real_op_0_addr_reg_3103           |    6   |
|           real_op_0_load_reg_3171           |   32   |
|           real_op_10_addr_reg_3674          |    6   |
|           real_op_10_load_reg_3731          |   32   |
|           real_op_11_addr_reg_3746          |    6   |
|           real_op_11_load_reg_3795          |   32   |
|           real_op_12_addr_reg_3758          |    6   |
|           real_op_12_load_reg_3815          |   32   |
|           real_op_13_addr_reg_3830          |    6   |
|           real_op_13_load_reg_3879          |   32   |
|           real_op_14_addr_reg_3842          |    6   |
|           real_op_14_load_reg_3899          |   32   |
|           real_op_15_addr_reg_3914          |    6   |
|           real_op_15_load_reg_4011          |   32   |
|           real_op_16_addr_reg_3926          |    6   |
|           real_op_16_load_reg_4036          |   32   |
|           real_op_17_addr_reg_3938          |    6   |
|           real_op_17_load_reg_4096          |   32   |
|           real_op_18_addr_reg_3950          |    6   |
|           real_op_18_load_reg_4106          |   32   |
|           real_op_19_addr_reg_3962          |    6   |
|           real_op_19_load_reg_4186          |   32   |
|           real_op_1_addr_reg_3186           |    6   |
|           real_op_1_load_reg_3275           |   32   |
|           real_op_20_addr_reg_3974          |    6   |
|           real_op_20_load_reg_4196          |   32   |
|           real_op_2_addr_reg_3198           |    6   |
|           real_op_2_load_reg_3295           |   32   |
|           real_op_3_addr_reg_3310           |    6   |
|           real_op_3_load_reg_3399           |   32   |
|           real_op_4_addr_reg_3322           |    6   |
|           real_op_4_load_reg_3419           |   32   |
|           real_op_5_addr_reg_3434           |    6   |
|           real_op_5_load_reg_3523           |   32   |
|           real_op_6_addr_reg_3446           |    6   |
|           real_op_6_load_reg_3543           |   32   |
|           real_op_7_addr_reg_3558           |    6   |
|           real_op_7_load_reg_3627           |   32   |
|           real_op_8_addr_reg_3570           |    6   |
|           real_op_8_load_reg_3647           |   32   |
|           real_op_9_addr_reg_3662           |    6   |
|           real_op_9_load_reg_3711           |   32   |
|          real_sample_addr_reg_2675          |   10   |
|          real_sample_load_reg_2701          |   32   |
|            select_ln18_1_reg_2610           |   11   |
|             temp_i16_1_reg_4081             |   32   |
|              temp_i16_reg_4031              |   32   |
|             temp_i17_1_reg_4156             |   32   |
|              temp_i17_reg_4061              |   32   |
|             temp_i18_1_reg_4161             |   32   |
|              temp_i18_reg_4071              |   32   |
|             temp_i19_1_reg_4236             |   32   |
|              temp_i19_reg_4131              |   32   |
|             temp_i20_1_reg_4241             |   32   |
|              temp_i20_reg_4141              |   32   |
|             temp_r16_1_reg_4076             |   32   |
|              temp_r16_reg_4026              |   32   |
|             temp_r17_1_reg_4146             |   32   |
|              temp_r17_reg_4056              |   32   |
|             temp_r18_1_reg_4151             |   32   |
|              temp_r18_reg_4066              |   32   |
|             temp_r19_1_reg_4226             |   32   |
|              temp_r19_reg_4126              |   32   |
|             temp_r20_1_reg_4231             |   32   |
|              temp_r20_reg_4136              |   32   |
|                tmp_1_reg_2670               |    7   |
|             trunc_ln18_reg_2615             |   10   |
|             trunc_ln23_reg_2640             |   10   |
|             zext_ln45_1_reg_3059            |   64   |
|             zext_ln45_2_reg_2645            |   23   |
+---------------------------------------------+--------+
|                    Total                    |  8161  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_251 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_264 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_277 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_290 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_303 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_316 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_329 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_342 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_355 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_368 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_381 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_394 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_407 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_420 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_433 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_446 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_459 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_472 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_485 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_498 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_511 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_524 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_537 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_550 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_563 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_576 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_589 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_602 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_619 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_636 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_649 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_662 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_675 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_688 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_705 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_722 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_739 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_756 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_769 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_782 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_795 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_808 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_825 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_842 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_859 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_876 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_889 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_902 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_915 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_928 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_945 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_962 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_979 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_996 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_1009 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_1022 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_1035 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_1048 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1065 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1082 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1099 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1150 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1167 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1201 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1235 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1252 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1269 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1286 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1303 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1320 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1337 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1354 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_1371 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_1509    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1513    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1517    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1521    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1525    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1529    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1533    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1537    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1541    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1545    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1549    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1553    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1557    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1561    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1565    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1569    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1573    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1577    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1581    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1585    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1589    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1593    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1597    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1601    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1605    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1609    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1613    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1617    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1621    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1625    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1629    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1633    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1637    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1637    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1641    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1641    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1645    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1645    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1649    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1649    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1653    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1653    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1657    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1657    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1661    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1661    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1665    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1665    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1669    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1669    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1673    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1673    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_1677    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1681    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_2578    |  p0  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  4338  || 209.616 ||   1188  |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   212  |    -   |  23604 |  31123 |
|   Memory  |   84   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   209  |    -   |  1188  |
|  Register |    -   |    -   |    -   |  8161  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   84   |   212  |   209  |  31765 |  32311 |
+-----------+--------+--------+--------+--------+--------+
