
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 128205 138925 )
trackPts:    12
defvias:     5
#components: 1647
#terminals:  39
#snets:      2
#nets:       399

reading guide ...

#guides:     2850
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 85

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 19726
mcon shape region query size = 22095
met1 shape region query size = 3996
via shape region query size = 352
met2 shape region query size = 198
via2 shape region query size = 352
met3 shape region query size = 211
via3 shape region query size = 21952
met4 shape region query size = 114
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 100 pins
  complete 200 pins
  complete 237 pins
  complete 79 unique inst patterns
  complete 391 groups
Expt1 runtime (pin-level access point gen): 0.660294
Expt2 runtime (design-level access pattern gen): 0.10735
#scanned instances     = 1647
#unique  instances     = 85
#stdCellGenAp          = 1755
#stdCellValidPlanarAp  = 27
#stdCellValidViaAp     = 1132
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1320
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 16.34 (MB), peak = 16.79 (MB)

post process guides ...
GCELLGRID X -1 DO 20 STEP 6900 ;
GCELLGRID Y -1 DO 18 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1096
mcon guide region query size = 0
met1 guide region query size = 878
via guide region query size = 0
met2 guide region query size = 470
via2 guide region query size = 0
met3 guide region query size = 15
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1566 vertical wires in 1 frboxes and 893 horizontal wires in 1 frboxes.
Done with 180 vertical wires in 1 frboxes and 264 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23.43 (MB), peak = 29.18 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23.43 (MB), peak = 29.18 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 46.58 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 47.31 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 46.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 45.89 (MB)
    completing 50% with 108 violations
    elapsed time = 00:00:00, memory = 62.95 (MB)
    completing 60% with 108 violations
    elapsed time = 00:00:01, memory = 63.21 (MB)
    completing 70% with 166 violations
    elapsed time = 00:00:02, memory = 58.14 (MB)
    completing 80% with 166 violations
    elapsed time = 00:00:02, memory = 55.25 (MB)
    completing 90% with 224 violations
    elapsed time = 00:00:03, memory = 46.75 (MB)
    completing 100% with 172 violations
    elapsed time = 00:00:03, memory = 46.75 (MB)
  number of violations = 277
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 389.04 (MB), peak = 389.25 (MB)
total wire length = 11067 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 5787 um
total wire length on LAYER met2 = 5043 um
total wire length on LAYER met3 = 234 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2678
up-via summary (total 2678):

-----------------------
 FR_MASTERSLICE       0
            li1    1302
           met1    1361
           met2      15
           met3       0
           met4       0
-----------------------
                   2678


start 1st optimization iteration ...
    completing 10% with 277 violations
    elapsed time = 00:00:00, memory = 413.34 (MB)
    completing 20% with 277 violations
    elapsed time = 00:00:00, memory = 413.86 (MB)
    completing 30% with 277 violations
    elapsed time = 00:00:00, memory = 414.59 (MB)
    completing 40% with 260 violations
    elapsed time = 00:00:00, memory = 390.39 (MB)
    completing 50% with 260 violations
    elapsed time = 00:00:00, memory = 390.47 (MB)
    completing 60% with 260 violations
    elapsed time = 00:00:00, memory = 405.63 (MB)
    completing 70% with 208 violations
    elapsed time = 00:00:01, memory = 412.29 (MB)
    completing 80% with 208 violations
    elapsed time = 00:00:02, memory = 414.36 (MB)
    completing 90% with 183 violations
    elapsed time = 00:00:02, memory = 390.97 (MB)
    completing 100% with 74 violations
    elapsed time = 00:00:03, memory = 391.03 (MB)
  number of violations = 74
cpu time = 00:00:05, elapsed time = 00:00:03, memory = 391.03 (MB), peak = 415.15 (MB)
total wire length = 10951 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 5740 um
total wire length on LAYER met2 = 4973 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2684
up-via summary (total 2684):

-----------------------
 FR_MASTERSLICE       0
            li1    1302
           met1    1367
           met2      15
           met3       0
           met4       0
-----------------------
                   2684


start 2nd optimization iteration ...
    completing 10% with 74 violations
    elapsed time = 00:00:00, memory = 387.75 (MB)
    completing 20% with 74 violations
    elapsed time = 00:00:01, memory = 412.99 (MB)
    completing 30% with 77 violations
    elapsed time = 00:00:01, memory = 395.48 (MB)
    completing 40% with 77 violations
    elapsed time = 00:00:01, memory = 412.48 (MB)
    completing 50% with 77 violations
    elapsed time = 00:00:02, memory = 413.44 (MB)
    completing 60% with 91 violations
    elapsed time = 00:00:02, memory = 397.08 (MB)
    completing 70% with 91 violations
    elapsed time = 00:00:03, memory = 413.12 (MB)
    completing 80% with 107 violations
    elapsed time = 00:00:03, memory = 392.31 (MB)
    completing 90% with 107 violations
    elapsed time = 00:00:03, memory = 396.68 (MB)
    completing 100% with 51 violations
    elapsed time = 00:00:04, memory = 390.27 (MB)
  number of violations = 51
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 390.27 (MB), peak = 417.46 (MB)
total wire length = 10935 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5725 um
total wire length on LAYER met2 = 4957 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2642
up-via summary (total 2642):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1329
           met2      15
           met3       0
           met4       0
-----------------------
                   2642


start 3rd optimization iteration ...
    completing 10% with 51 violations
    elapsed time = 00:00:00, memory = 390.48 (MB)
    completing 20% with 51 violations
    elapsed time = 00:00:00, memory = 396.93 (MB)
    completing 30% with 51 violations
    elapsed time = 00:00:00, memory = 396.22 (MB)
    completing 40% with 51 violations
    elapsed time = 00:00:00, memory = 396.22 (MB)
    completing 50% with 48 violations
    elapsed time = 00:00:00, memory = 412.65 (MB)
    completing 60% with 48 violations
    elapsed time = 00:00:00, memory = 417.46 (MB)
    completing 70% with 46 violations
    elapsed time = 00:00:01, memory = 412.10 (MB)
    completing 80% with 46 violations
    elapsed time = 00:00:01, memory = 405.50 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:01, memory = 389.52 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 389.52 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 389.52 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 394.43 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 394.91 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 400.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 395.22 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 395.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 390.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 396.09 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 400.15 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 391.55 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 400.88 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 400.88 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 387.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 392.54 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 391.00 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 393.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 388.46 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 392.21 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 393.81 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 394.46 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 396.80 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 396.80 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.48 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 391.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 388.77 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 392.80 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 387.29 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 389.24 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 389.55 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 387.65 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 388.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 391.56 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.56 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 388.52 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 388.98 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 390.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 391.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 388.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 388.43 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 389.44 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 389.28 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 388.80 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 392.46 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 392.46 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 391.45 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 386.99 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 391.00 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 391.96 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 389.80 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 391.77 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 389.35 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 389.14 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 389.11 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 389.11 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.16 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 392.10 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.41 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 392.80 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 387.06 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 391.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 390.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 392.03 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 387.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.49 (MB), peak = 419.09 (MB)
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677


complete detail routing
total wire length = 10919 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 5602 um
total wire length on LAYER met2 = 5010 um
total wire length on LAYER met3 = 305 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2677
up-via summary (total 2677):

-----------------------
 FR_MASTERSLICE       0
            li1    1298
           met1    1357
           met2      22
           met3       0
           met4       0
-----------------------
                   2677

cpu time = 00:00:23, elapsed time = 00:00:16, memory = 387.49 (MB), peak = 419.09 (MB)

post processing ...

Runtime taken (hrt): 19.1194
