
*** Running vivado
    with args -log control_SRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_SRAM.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source control_SRAM.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.430 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/pauld/Projet_SRAM/Projet_SRAM.srcs/utils_1/imports/synth_1/control_SRAM.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/pauld/Projet_SRAM/Projet_SRAM.srcs/utils_1/imports/synth_1/control_SRAM.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top control_SRAM -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44552
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_SRAM' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:62]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:135]
WARNING: [Synth 8-614] signal 'addr_in' is read in the process but is not in the sensitivity list [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:135]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-638] synthesizing module 'test_io' [C:/Users/pauld/Downloads/iob.vhd:34]
INFO: [Synth 8-3491] module 'IOBUF_F_16' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:60091' bound to instance 'CBUFIO1' of component 'IOBUF_F_16' [C:/Users/pauld/Downloads/iob.vhd:54]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_F_16' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:60091]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_F_16' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:60091]
INFO: [Synth 8-256] done synthesizing module 'test_io' (2#1) [C:/Users/pauld/Downloads/iob.vhd:34]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-3491] module 'test_io' declared at 'C:/Users/pauld/Downloads/iob.vhd:21' bound to instance 'U_IOBUF_bit' of component 'test_io' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'control_SRAM' (3#1) [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:62]
WARNING: [Synth 8-7129] Port CLK in module test_io is either unconnected or has no load
WARNING: [Synth 8-7129] Port nRESET in module test_io is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_SRAM'
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:150]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                              001
                    idle |                             0010 |                              000
            read_capture |                             0100 |                              011
              write_data |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_SRAM'
WARNING: [Synth 8-327] inferring latch for variable 'Addr_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'Ce_n_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'Ce2_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'Oe_n_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'Rw_n_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:147]
WARNING: [Synth 8-327] inferring latch for variable 'Ld_n_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 'Cke_n_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'dq_t_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 'dq_out_reg' [C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd:167]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Oe_n_reg) is unused and will be removed from module control_SRAM.
WARNING: [Synth 8-3332] Sequential element (Ld_n_reg) is unused and will be removed from module control_SRAM.
WARNING: [Synth 8-3332] Sequential element (Cke_n_reg) is unused and will be removed from module control_SRAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |LUT2    |     1|
|3     |LUT3    |     2|
|4     |LUT4    |     2|
|5     |LUT5    |     1|
|6     |LUT6    |     1|
|7     |FDCE    |     3|
|8     |FDPE    |     1|
|9     |LD      |    60|
|10    |IBUF    |    59|
|11    |IOBUF_F |    36|
|12    |OBUF    |    63|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------+-----------+------+
|      |Instance                      |Module     |Cells |
+------+------------------------------+-----------+------+
|1     |top                           |           |   231|
|2     |  \gen_iobuf[0].U_IOBUF_bit   |test_io    |     1|
|3     |  \gen_iobuf[10].U_IOBUF_bit  |test_io_0  |     1|
|4     |  \gen_iobuf[11].U_IOBUF_bit  |test_io_1  |     1|
|5     |  \gen_iobuf[12].U_IOBUF_bit  |test_io_2  |     1|
|6     |  \gen_iobuf[13].U_IOBUF_bit  |test_io_3  |     1|
|7     |  \gen_iobuf[14].U_IOBUF_bit  |test_io_4  |     1|
|8     |  \gen_iobuf[15].U_IOBUF_bit  |test_io_5  |     1|
|9     |  \gen_iobuf[16].U_IOBUF_bit  |test_io_6  |     1|
|10    |  \gen_iobuf[17].U_IOBUF_bit  |test_io_7  |     1|
|11    |  \gen_iobuf[18].U_IOBUF_bit  |test_io_8  |     1|
|12    |  \gen_iobuf[19].U_IOBUF_bit  |test_io_9  |     1|
|13    |  \gen_iobuf[1].U_IOBUF_bit   |test_io_10 |     1|
|14    |  \gen_iobuf[20].U_IOBUF_bit  |test_io_11 |     1|
|15    |  \gen_iobuf[21].U_IOBUF_bit  |test_io_12 |     1|
|16    |  \gen_iobuf[22].U_IOBUF_bit  |test_io_13 |     1|
|17    |  \gen_iobuf[23].U_IOBUF_bit  |test_io_14 |     1|
|18    |  \gen_iobuf[24].U_IOBUF_bit  |test_io_15 |     1|
|19    |  \gen_iobuf[25].U_IOBUF_bit  |test_io_16 |     1|
|20    |  \gen_iobuf[26].U_IOBUF_bit  |test_io_17 |     1|
|21    |  \gen_iobuf[27].U_IOBUF_bit  |test_io_18 |     1|
|22    |  \gen_iobuf[28].U_IOBUF_bit  |test_io_19 |     1|
|23    |  \gen_iobuf[29].U_IOBUF_bit  |test_io_20 |     1|
|24    |  \gen_iobuf[2].U_IOBUF_bit   |test_io_21 |     1|
|25    |  \gen_iobuf[30].U_IOBUF_bit  |test_io_22 |     1|
|26    |  \gen_iobuf[31].U_IOBUF_bit  |test_io_23 |     1|
|27    |  \gen_iobuf[32].U_IOBUF_bit  |test_io_24 |     1|
|28    |  \gen_iobuf[33].U_IOBUF_bit  |test_io_25 |     1|
|29    |  \gen_iobuf[34].U_IOBUF_bit  |test_io_26 |     1|
|30    |  \gen_iobuf[35].U_IOBUF_bit  |test_io_27 |     1|
|31    |  \gen_iobuf[3].U_IOBUF_bit   |test_io_28 |     1|
|32    |  \gen_iobuf[4].U_IOBUF_bit   |test_io_29 |     1|
|33    |  \gen_iobuf[5].U_IOBUF_bit   |test_io_30 |     1|
|34    |  \gen_iobuf[6].U_IOBUF_bit   |test_io_31 |     1|
|35    |  \gen_iobuf[7].U_IOBUF_bit   |test_io_32 |     1|
|36    |  \gen_iobuf[8].U_IOBUF_bit   |test_io_33 |     1|
|37    |  \gen_iobuf[9].U_IOBUF_bit   |test_io_34 |     1|
+------+------------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF_F_16 => IOBUF (IBUF, OBUFT): 36 instances
  LD => LDCE: 60 instances

Synth Design complete, checksum: 56ef9ead
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pauld/controlller_SRAM/Projet_SRAM/Projet_SRAM.runs/synth_1/control_SRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_SRAM_utilization_synth.rpt -pb control_SRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 14:16:35 2025...
