// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state48 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [10:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [10:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[10:0] conv_out_0_address0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg[31:0] conv_out_0_d0;
reg[10:0] conv_out_1_address0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg[31:0] conv_out_1_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] conv_1_weights_address0;
reg    conv_1_weights_ce0;
wire   [31:0] conv_1_weights_q0;
reg   [5:0] conv_1_weights_address1;
reg    conv_1_weights_ce1;
wire   [31:0] conv_1_weights_q1;
reg   [5:0] conv_1_weights_address2;
reg    conv_1_weights_ce2;
wire   [31:0] conv_1_weights_q2;
reg   [5:0] conv_1_weights_address3;
reg    conv_1_weights_ce3;
wire   [31:0] conv_1_weights_q3;
reg   [5:0] conv_1_weights_address4;
reg    conv_1_weights_ce4;
wire   [31:0] conv_1_weights_q4;
reg   [5:0] conv_1_weights_address5;
reg    conv_1_weights_ce5;
wire   [31:0] conv_1_weights_q5;
reg   [2:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
reg   [10:0] indvar_flatten30_reg_527;
reg   [4:0] r_0_reg_538;
reg   [6:0] indvar_flatten_reg_549;
reg   [4:0] c_0_reg_560;
reg   [2:0] f_0_0_reg_571;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1619;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_597_p2;
reg   [31:0] reg_697;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter8_reg;
wire   [0:0] icmp_ln8_fu_721_p2;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1619_pp0_iter6_reg;
wire   [10:0] add_ln8_fu_727_p2;
reg   [10:0] add_ln8_reg_1623;
wire   [0:0] icmp_ln11_fu_733_p2;
reg   [0:0] icmp_ln11_reg_1628;
wire   [4:0] select_ln30_1_fu_747_p3;
reg   [4:0] select_ln30_1_reg_1633;
wire   [10:0] sub_ln23_fu_779_p2;
reg   [10:0] sub_ln23_reg_1638;
wire   [4:0] select_ln30_2_fu_791_p3;
reg   [4:0] select_ln30_2_reg_1643;
wire   [4:0] add_ln30_fu_807_p2;
reg   [4:0] add_ln30_reg_1649;
wire   [0:0] trunc_ln30_fu_813_p1;
reg   [0:0] trunc_ln30_reg_1655;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter1_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter2_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter3_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter4_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter5_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter6_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter7_reg;
reg   [0:0] trunc_ln30_reg_1655_pp0_iter8_reg;
reg   [3:0] tmp_7_reg_1659;
reg   [3:0] tmp_7_reg_1659_pp0_iter1_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter2_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter3_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter4_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter5_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter6_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter7_reg;
reg   [3:0] tmp_7_reg_1659_pp0_iter8_reg;
wire   [2:0] select_ln30_6_fu_873_p3;
reg   [2:0] select_ln30_6_reg_1664;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter1_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter2_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter3_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter4_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter5_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter6_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter7_reg;
reg   [2:0] select_ln30_6_reg_1664_pp0_iter8_reg;
wire   [4:0] select_ln30_7_fu_881_p3;
reg   [4:0] select_ln30_7_reg_1674;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter1_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter2_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter3_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter4_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter5_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter6_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter7_reg;
reg   [4:0] select_ln30_7_reg_1674_pp0_iter8_reg;
wire   [10:0] zext_ln30_2_fu_889_p1;
reg   [10:0] zext_ln30_2_reg_1680;
wire   [10:0] zext_ln30_4_fu_918_p1;
reg   [10:0] zext_ln30_4_reg_1691;
wire   [4:0] select_ln30_9_fu_939_p3;
reg   [4:0] select_ln30_9_reg_1702;
wire   [63:0] zext_ln23_fu_947_p1;
reg   [63:0] zext_ln23_reg_1707;
reg   [63:0] zext_ln23_reg_1707_pp0_iter1_reg;
reg   [63:0] zext_ln23_reg_1707_pp0_iter2_reg;
reg   [63:0] zext_ln23_reg_1707_pp0_iter3_reg;
reg   [63:0] zext_ln23_reg_1707_pp0_iter4_reg;
reg   [63:0] zext_ln23_reg_1707_pp0_iter5_reg;
reg   [63:0] zext_ln23_reg_1707_pp0_iter6_reg;
wire   [2:0] add_ln14_fu_967_p2;
reg   [2:0] add_ln14_reg_1722;
reg   [2:0] add_ln14_reg_1722_pp0_iter1_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter2_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter3_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter4_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter5_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter6_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter7_reg;
reg   [2:0] add_ln14_reg_1722_pp0_iter8_reg;
wire   [63:0] zext_ln23_5_fu_973_p1;
reg   [63:0] zext_ln23_5_reg_1731;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter1_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter2_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter3_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter4_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter5_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter6_reg;
reg   [63:0] zext_ln23_5_reg_1731_pp0_iter7_reg;
wire   [2:0] add_ln14_1_fu_993_p2;
reg   [2:0] add_ln14_1_reg_1746;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter1_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter2_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter3_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter4_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter5_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter6_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter7_reg;
reg   [2:0] add_ln14_1_reg_1746_pp0_iter8_reg;
wire   [63:0] zext_ln23_6_fu_999_p1;
reg   [63:0] zext_ln23_6_reg_1755;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter1_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter2_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter3_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter4_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter5_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter6_reg;
reg   [63:0] zext_ln23_6_reg_1755_pp0_iter7_reg;
wire   [6:0] add_ln11_fu_1019_p2;
reg   [6:0] add_ln11_reg_1770;
wire   [10:0] sub_ln23_1_fu_1047_p2;
reg   [10:0] sub_ln23_1_reg_1775;
wire   [10:0] zext_ln30_5_fu_1063_p1;
reg   [10:0] zext_ln30_5_reg_1786;
wire   [10:0] add_ln23_6_fu_1179_p2;
reg   [10:0] add_ln23_6_reg_1827;
wire   [10:0] add_ln23_10_fu_1193_p2;
reg   [10:0] add_ln23_10_reg_1837;
wire   [10:0] add_ln23_14_fu_1207_p2;
reg   [10:0] add_ln23_14_reg_1847;
wire   [5:0] zext_ln23_17_fu_1212_p1;
reg   [5:0] zext_ln23_17_reg_1852;
wire   [31:0] grp_fu_609_p2;
reg   [31:0] tmp_2_34_reg_1868;
wire   [31:0] grp_fu_615_p2;
reg   [31:0] tmp_0_0_1_reg_1873;
wire   [5:0] zext_ln23_27_fu_1234_p1;
reg   [5:0] zext_ln23_27_reg_1878;
wire   [31:0] grp_fu_621_p2;
reg   [31:0] tmp_1_reg_1894;
wire   [31:0] grp_fu_627_p2;
reg   [31:0] tmp_1_0_1_reg_1899;
wire   [5:0] zext_ln23_37_fu_1256_p1;
reg   [5:0] zext_ln23_37_reg_1904;
wire   [31:0] grp_fu_633_p2;
reg   [31:0] tmp_2_reg_1920;
wire   [31:0] grp_fu_639_p2;
reg   [31:0] tmp_2_0_1_reg_1925;
reg   [31:0] tmp_0_0_2_reg_1950;
reg   [31:0] tmp_0_0_2_reg_1950_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1955;
reg   [31:0] tmp_0_1_reg_1955_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1955_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1970;
reg   [31:0] tmp_1_0_2_reg_1970_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1975;
reg   [31:0] tmp_1_1_reg_1975_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1975_pp0_iter2_reg;
reg   [31:0] tmp_2_0_2_reg_1990;
reg   [31:0] tmp_2_0_2_reg_1990_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1995;
reg   [31:0] tmp_2_1_reg_1995_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1995_pp0_iter2_reg;
reg   [31:0] tmp_0_1_1_reg_2010;
reg   [31:0] tmp_0_1_1_reg_2010_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_2010_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_2015;
reg   [31:0] tmp_0_1_2_reg_2015_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_2015_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_2015_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_reg_2025;
reg   [31:0] tmp_1_1_1_reg_2025_pp0_iter1_reg;
reg   [31:0] tmp_1_1_1_reg_2025_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_2030;
reg   [31:0] tmp_1_1_2_reg_2030_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_2030_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_2030_pp0_iter3_reg;
reg   [31:0] tmp_2_1_1_reg_2040;
reg   [31:0] tmp_2_1_1_reg_2040_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_reg_2040_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_2045;
reg   [31:0] tmp_2_1_2_reg_2045_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_reg_2045_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_2045_pp0_iter3_reg;
wire   [2:0] add_ln14_2_fu_1374_p2;
reg   [2:0] add_ln14_2_reg_2050;
wire   [6:0] select_ln11_fu_1379_p3;
reg   [6:0] select_ln11_reg_2055;
reg   [31:0] tmp_0_2_reg_2060;
reg   [31:0] tmp_0_2_reg_2060_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_2060_pp0_iter3_reg;
reg   [31:0] tmp_0_2_reg_2060_pp0_iter4_reg;
reg   [31:0] tmp_0_2_reg_2060_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_2065;
reg   [31:0] tmp_0_2_1_reg_2065_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_2065_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_2065_pp0_iter4_reg;
reg   [31:0] tmp_0_2_1_reg_2065_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_2065_pp0_iter6_reg;
reg   [31:0] tmp_1_2_reg_2070;
reg   [31:0] tmp_1_2_reg_2070_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_2070_pp0_iter3_reg;
reg   [31:0] tmp_1_2_reg_2070_pp0_iter4_reg;
reg   [31:0] tmp_1_2_reg_2070_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_2075;
reg   [31:0] tmp_1_2_1_reg_2075_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_2075_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_reg_2075_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_2075_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_2075_pp0_iter6_reg;
reg   [31:0] tmp_2_2_reg_2080;
reg   [31:0] tmp_2_2_reg_2080_pp0_iter2_reg;
reg   [31:0] tmp_2_2_reg_2080_pp0_iter3_reg;
reg   [31:0] tmp_2_2_reg_2080_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_2080_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_2085;
reg   [31:0] tmp_2_2_1_reg_2085_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_reg_2085_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_reg_2085_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_reg_2085_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_2085_pp0_iter6_reg;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] w_sum_4_reg_2090;
reg   [31:0] tmp_0_2_2_reg_2095;
reg   [31:0] tmp_0_2_2_reg_2095_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_2095_pp0_iter3_reg;
reg   [31:0] tmp_0_2_2_reg_2095_pp0_iter4_reg;
reg   [31:0] tmp_0_2_2_reg_2095_pp0_iter5_reg;
reg   [31:0] tmp_0_2_2_reg_2095_pp0_iter6_reg;
wire   [31:0] grp_fu_587_p2;
reg   [31:0] w_sum_4_1_reg_2100;
reg   [31:0] tmp_1_2_2_reg_2105;
reg   [31:0] tmp_1_2_2_reg_2105_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_2105_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_2105_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_reg_2105_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_2105_pp0_iter6_reg;
wire   [31:0] grp_fu_592_p2;
reg   [31:0] w_sum_4_2_reg_2110;
reg   [31:0] tmp_2_2_2_reg_2115;
reg   [31:0] tmp_2_2_2_reg_2115_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_reg_2115_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_reg_2115_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_reg_2115_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_2115_pp0_iter6_reg;
reg   [31:0] w_sum_4_0_0_1_reg_2120;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] w_sum_4_1_0_1_reg_2125;
reg   [31:0] w_sum_4_2_0_1_reg_2130;
reg   [31:0] w_sum_4_0_0_2_reg_2135;
reg   [31:0] w_sum_4_1_0_2_reg_2140;
reg   [31:0] w_sum_4_2_0_2_reg_2145;
reg   [31:0] w_sum_4_0_1_reg_2150;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] w_sum_4_1_1_reg_2155;
reg   [31:0] w_sum_4_2_1_reg_2160;
reg   [31:0] w_sum_4_0_1_1_reg_2165;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] w_sum_4_1_1_1_reg_2170;
reg   [31:0] w_sum_4_2_1_1_reg_2175;
reg   [31:0] w_sum_4_0_1_2_reg_2180;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] grp_fu_601_p2;
reg   [31:0] w_sum_4_1_1_2_reg_2185;
wire   [31:0] grp_fu_605_p2;
reg   [31:0] w_sum_4_2_1_2_reg_2190;
reg   [31:0] w_sum_4_0_2_reg_2195;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] w_sum_4_1_2_reg_2200;
reg   [31:0] w_sum_4_2_2_reg_2205;
reg   [31:0] w_sum_4_0_2_1_reg_2210;
reg   [31:0] w_sum_4_1_2_1_reg_2215;
reg   [31:0] w_sum_4_2_2_1_reg_2220;
reg   [31:0] conv_1_bias_load_reg_2230;
reg   [31:0] conv_1_bias_load_1_reg_2240;
reg   [31:0] w_sum_4_1_2_2_reg_2250;
reg   [31:0] w_sum_4_2_2_2_reg_2255;
reg   [31:0] conv_1_bias_load_2_reg_2260;
reg   [31:0] w_sum_1_reg_2265;
reg   [31:0] w_sum_2_reg_2272;
wire   [11:0] sub_ln30_fu_1409_p2;
reg   [11:0] sub_ln30_reg_2279;
wire   [11:0] add_ln30_4_fu_1549_p2;
reg   [11:0] add_ln30_4_reg_2285;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter9;
reg   [10:0] ap_phi_mux_indvar_flatten30_phi_fu_531_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_542_p4;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_553_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_564_p4;
reg   [2:0] ap_phi_mux_f_0_0_phi_fu_575_p4;
wire   [63:0] zext_ln23_9_fu_899_p1;
wire   [63:0] zext_ln23_11_fu_928_p1;
wire   [63:0] zext_ln23_20_fu_962_p1;
wire   [63:0] zext_ln23_30_fu_988_p1;
wire   [63:0] zext_ln23_40_fu_1014_p1;
wire   [63:0] zext_ln23_10_fu_1058_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_13_fu_1071_p1;
wire   [63:0] zext_ln23_21_fu_1085_p1;
wire   [63:0] zext_ln23_22_fu_1096_p1;
wire   [63:0] zext_ln23_31_fu_1110_p1;
wire   [63:0] zext_ln23_32_fu_1121_p1;
wire   [63:0] zext_ln23_41_fu_1135_p1;
wire   [63:0] zext_ln23_42_fu_1146_p1;
wire   [63:0] zext_ln23_12_fu_1188_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_14_fu_1202_p1;
wire   [63:0] tmp_39_fu_1215_p3;
wire   [63:0] zext_ln23_23_fu_1229_p1;
wire   [63:0] tmp_41_fu_1237_p3;
wire   [63:0] zext_ln23_33_fu_1251_p1;
wire   [63:0] tmp_43_fu_1259_p3;
wire   [63:0] zext_ln23_43_fu_1273_p1;
wire  signed [63:0] sext_ln23_fu_1278_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln23_1_fu_1282_p1;
wire   [63:0] zext_ln23_24_fu_1291_p1;
wire   [63:0] zext_ln23_25_fu_1301_p1;
wire   [63:0] zext_ln23_34_fu_1311_p1;
wire   [63:0] zext_ln23_35_fu_1321_p1;
wire   [63:0] zext_ln23_44_fu_1331_p1;
wire   [63:0] zext_ln23_45_fu_1341_p1;
wire   [63:0] zext_ln23_15_fu_1346_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_40_fu_1350_p3;
wire   [63:0] tmp_42_fu_1358_p3;
wire   [63:0] tmp_44_fu_1366_p3;
wire   [63:0] zext_ln30_6_fu_1424_p1;
wire   [63:0] zext_ln30_7_fu_1490_p1;
wire   [63:0] zext_ln30_8_fu_1554_p1;
wire   [31:0] select_ln29_fu_1472_p3;
wire   [31:0] select_ln29_1_fu_1537_p3;
wire   [31:0] select_ln29_2_fu_1600_p3;
reg   [31:0] grp_fu_582_p0;
reg   [31:0] grp_fu_582_p1;
reg   [31:0] grp_fu_587_p0;
reg   [31:0] grp_fu_587_p1;
reg   [31:0] grp_fu_592_p0;
reg   [31:0] grp_fu_592_p1;
reg   [31:0] grp_fu_597_p0;
reg   [31:0] grp_fu_597_p1;
reg   [31:0] grp_fu_601_p0;
reg   [31:0] grp_fu_601_p1;
reg   [31:0] grp_fu_605_p0;
reg   [31:0] grp_fu_605_p1;
reg   [31:0] grp_fu_615_p1;
reg   [31:0] grp_fu_646_p0;
wire   [4:0] r_fu_703_p2;
wire   [9:0] tmp_fu_755_p3;
wire   [6:0] tmp_3_fu_767_p3;
wire   [10:0] zext_ln23_1_fu_763_p1;
wire   [10:0] zext_ln23_2_fu_775_p1;
wire   [4:0] add_ln23_fu_785_p2;
wire   [4:0] select_ln30_3_fu_799_p3;
wire   [4:0] c_fu_709_p2;
wire   [4:0] add_ln23_1_fu_715_p2;
wire   [0:0] icmp_ln14_fu_849_p2;
wire   [0:0] xor_ln30_fu_843_p2;
wire   [4:0] select_ln30_fu_739_p3;
wire   [0:0] and_ln30_fu_855_p2;
wire   [0:0] or_ln30_fu_867_p2;
wire   [4:0] add_ln23_3_fu_861_p2;
wire   [10:0] add_ln23_4_fu_893_p2;
wire   [4:0] add_ln23_7_fu_904_p2;
wire   [4:0] select_ln30_4_fu_827_p3;
wire   [4:0] select_ln30_8_fu_910_p3;
wire   [10:0] add_ln23_8_fu_922_p2;
wire   [4:0] add_ln23_11_fu_933_p2;
wire   [4:0] select_ln30_5_fu_835_p3;
wire   [3:0] zext_ln23_19_fu_952_p1;
wire   [3:0] add_ln23_15_fu_956_p2;
wire   [3:0] zext_ln23_29_fu_978_p1;
wire   [3:0] add_ln23_21_fu_982_p2;
wire   [3:0] zext_ln23_39_fu_1004_p1;
wire   [3:0] add_ln23_27_fu_1008_p2;
wire   [9:0] tmp_4_fu_1025_p3;
wire   [6:0] tmp_6_fu_1036_p3;
wire   [10:0] zext_ln23_3_fu_1032_p1;
wire   [10:0] zext_ln23_4_fu_1043_p1;
wire   [10:0] add_ln23_5_fu_1053_p2;
wire   [10:0] add_ln23_12_fu_1066_p2;
wire   [4:0] zext_ln23_18_fu_1076_p1;
wire   [4:0] add_ln23_16_fu_1079_p2;
wire   [4:0] add_ln23_17_fu_1090_p2;
wire   [4:0] zext_ln23_28_fu_1101_p1;
wire   [4:0] add_ln23_22_fu_1104_p2;
wire   [4:0] add_ln23_23_fu_1115_p2;
wire   [4:0] zext_ln23_38_fu_1126_p1;
wire   [4:0] add_ln23_28_fu_1129_p2;
wire   [4:0] add_ln23_29_fu_1140_p2;
wire   [9:0] tmp_37_fu_1151_p3;
wire   [6:0] tmp_38_fu_1162_p3;
wire   [10:0] zext_ln23_7_fu_1158_p1;
wire   [10:0] zext_ln23_8_fu_1169_p1;
wire   [10:0] sub_ln23_2_fu_1173_p2;
wire   [10:0] add_ln23_9_fu_1184_p2;
wire   [10:0] add_ln23_13_fu_1198_p2;
wire   [5:0] add_ln23_18_fu_1223_p2;
wire   [5:0] add_ln23_24_fu_1245_p2;
wire   [5:0] add_ln23_30_fu_1267_p2;
wire   [5:0] add_ln23_19_fu_1286_p2;
wire   [5:0] add_ln23_20_fu_1296_p2;
wire   [5:0] add_ln23_25_fu_1306_p2;
wire   [5:0] add_ln23_26_fu_1316_p2;
wire   [5:0] add_ln23_31_fu_1326_p2;
wire   [5:0] add_ln23_32_fu_1336_p2;
wire   [8:0] grp_fu_1609_p3;
wire   [9:0] tmp_8_fu_1398_p3;
wire   [11:0] p_shl_cast_fu_1391_p3;
wire   [11:0] zext_ln30_3_fu_1405_p1;
wire   [11:0] zext_ln23_16_fu_1415_p1;
wire   [11:0] add_ln30_2_fu_1418_p2;
wire   [31:0] bitcast_ln29_fu_1430_p1;
wire   [7:0] tmp_s_fu_1434_p4;
wire   [22:0] trunc_ln29_fu_1444_p1;
wire   [0:0] icmp_ln29_27_fu_1454_p2;
wire   [0:0] icmp_ln29_fu_1448_p2;
wire   [0:0] or_ln29_fu_1460_p2;
wire   [0:0] grp_fu_646_p2;
wire   [0:0] and_ln29_fu_1466_p2;
wire   [11:0] zext_ln23_26_fu_1482_p1;
wire   [11:0] add_ln30_3_fu_1485_p2;
wire   [31:0] bitcast_ln29_13_fu_1496_p1;
wire   [7:0] tmp_26_fu_1499_p4;
wire   [22:0] trunc_ln29_13_fu_1509_p1;
wire   [0:0] icmp_ln29_29_fu_1519_p2;
wire   [0:0] icmp_ln29_28_fu_1513_p2;
wire   [0:0] or_ln29_13_fu_1525_p2;
wire   [0:0] and_ln29_13_fu_1531_p2;
wire   [11:0] zext_ln23_36_fu_1546_p1;
wire   [31:0] bitcast_ln29_14_fu_1559_p1;
wire   [7:0] tmp_28_fu_1562_p4;
wire   [22:0] trunc_ln29_14_fu_1572_p1;
wire   [0:0] icmp_ln29_31_fu_1582_p2;
wire   [0:0] icmp_ln29_30_fu_1576_p2;
wire   [0:0] or_ln29_14_fu_1588_p2;
wire   [0:0] and_ln29_14_fu_1594_p2;
wire   [5:0] grp_fu_1609_p0;
wire   [3:0] grp_fu_1609_p1;
wire   [4:0] grp_fu_1609_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_CS_fsm_state48;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_1609_p10;
wire   [8:0] grp_fu_1609_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_address0),
    .ce0(conv_1_weights_ce0),
    .q0(conv_1_weights_q0),
    .address1(conv_1_weights_address1),
    .ce1(conv_1_weights_ce1),
    .q1(conv_1_weights_q1),
    .address2(conv_1_weights_address2),
    .ce2(conv_1_weights_ce2),
    .q2(conv_1_weights_q2),
    .address3(conv_1_weights_address3),
    .ce3(conv_1_weights_ce3),
    .q3(conv_1_weights_q3),
    .address4(conv_1_weights_address4),
    .ce4(conv_1_weights_ce4),
    .q4(conv_1_weights_q4),
    .address5(conv_1_weights_address5),
    .ce5(conv_1_weights_ce5),
    .q5(conv_1_weights_q5)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_582_p0),
    .din1(grp_fu_582_p1),
    .ce(1'b1),
    .dout(grp_fu_582_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_587_p0),
    .din1(grp_fu_587_p1),
    .ce(1'b1),
    .dout(grp_fu_587_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_592_p0),
    .din1(grp_fu_592_p1),
    .ce(1'b1),
    .dout(grp_fu_592_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_597_p0),
    .din1(grp_fu_597_p1),
    .ce(1'b1),
    .dout(grp_fu_597_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_601_p0),
    .din1(grp_fu_601_p1),
    .ce(1'b1),
    .dout(grp_fu_601_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_605_p0),
    .din1(grp_fu_605_p1),
    .ce(1'b1),
    .dout(grp_fu_605_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q0),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_609_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q1),
    .din1(grp_fu_615_p1),
    .ce(1'b1),
    .dout(grp_fu_615_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q2),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_621_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q3),
    .din1(input_r_q1),
    .ce(1'b1),
    .dout(grp_fu_627_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q4),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_633_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q5),
    .din1(input_r_q1),
    .ce(1'b1),
    .dout(grp_fu_639_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_646_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_646_p2)
);

cnn_mac_muladd_6nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
cnn_mac_muladd_6nfYi_U14(
    .din0(grp_fu_1609_p0),
    .din1(grp_fu_1609_p1),
    .din2(grp_fu_1609_p2),
    .dout(grp_fu_1609_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        c_0_reg_560 <= select_ln30_7_reg_1674;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_560 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        f_0_0_reg_571 <= add_ln14_2_reg_2050;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_0_reg_571 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        indvar_flatten30_reg_527 <= add_ln8_reg_1623;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten30_reg_527 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        indvar_flatten_reg_549 <= select_ln11_reg_2055;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_549 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        r_0_reg_538 <= select_ln30_1_reg_1633;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_538 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_fu_721_p2 == 1'd0))) begin
        add_ln11_reg_1770 <= add_ln11_fu_1019_p2;
        add_ln14_1_reg_1746 <= add_ln14_1_fu_993_p2;
        add_ln14_reg_1722 <= add_ln14_fu_967_p2;
        add_ln30_reg_1649 <= add_ln30_fu_807_p2;
        icmp_ln11_reg_1628 <= icmp_ln11_fu_733_p2;
        select_ln30_2_reg_1643 <= select_ln30_2_fu_791_p3;
        select_ln30_6_reg_1664 <= select_ln30_6_fu_873_p3;
        select_ln30_9_reg_1702 <= select_ln30_9_fu_939_p3;
        sub_ln23_reg_1638[10 : 2] <= sub_ln23_fu_779_p2[10 : 2];
        tmp_7_reg_1659 <= {{select_ln30_1_fu_747_p3[4:1]}};
        trunc_ln30_reg_1655 <= trunc_ln30_fu_813_p1;
        zext_ln23_5_reg_1731[2 : 0] <= zext_ln23_5_fu_973_p1[2 : 0];
        zext_ln23_6_reg_1755[2 : 0] <= zext_ln23_6_fu_999_p1[2 : 0];
        zext_ln23_reg_1707[2 : 0] <= zext_ln23_fu_947_p1[2 : 0];
        zext_ln30_2_reg_1680[4 : 0] <= zext_ln30_2_fu_889_p1[4 : 0];
        zext_ln30_4_reg_1691[4 : 0] <= zext_ln30_4_fu_918_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln14_1_reg_1746_pp0_iter1_reg <= add_ln14_1_reg_1746;
        add_ln14_1_reg_1746_pp0_iter2_reg <= add_ln14_1_reg_1746_pp0_iter1_reg;
        add_ln14_1_reg_1746_pp0_iter3_reg <= add_ln14_1_reg_1746_pp0_iter2_reg;
        add_ln14_1_reg_1746_pp0_iter4_reg <= add_ln14_1_reg_1746_pp0_iter3_reg;
        add_ln14_1_reg_1746_pp0_iter5_reg <= add_ln14_1_reg_1746_pp0_iter4_reg;
        add_ln14_1_reg_1746_pp0_iter6_reg <= add_ln14_1_reg_1746_pp0_iter5_reg;
        add_ln14_1_reg_1746_pp0_iter7_reg <= add_ln14_1_reg_1746_pp0_iter6_reg;
        add_ln14_1_reg_1746_pp0_iter8_reg <= add_ln14_1_reg_1746_pp0_iter7_reg;
        add_ln14_reg_1722_pp0_iter1_reg <= add_ln14_reg_1722;
        add_ln14_reg_1722_pp0_iter2_reg <= add_ln14_reg_1722_pp0_iter1_reg;
        add_ln14_reg_1722_pp0_iter3_reg <= add_ln14_reg_1722_pp0_iter2_reg;
        add_ln14_reg_1722_pp0_iter4_reg <= add_ln14_reg_1722_pp0_iter3_reg;
        add_ln14_reg_1722_pp0_iter5_reg <= add_ln14_reg_1722_pp0_iter4_reg;
        add_ln14_reg_1722_pp0_iter6_reg <= add_ln14_reg_1722_pp0_iter5_reg;
        add_ln14_reg_1722_pp0_iter7_reg <= add_ln14_reg_1722_pp0_iter6_reg;
        add_ln14_reg_1722_pp0_iter8_reg <= add_ln14_reg_1722_pp0_iter7_reg;
        icmp_ln8_reg_1619 <= icmp_ln8_fu_721_p2;
        icmp_ln8_reg_1619_pp0_iter1_reg <= icmp_ln8_reg_1619;
        icmp_ln8_reg_1619_pp0_iter2_reg <= icmp_ln8_reg_1619_pp0_iter1_reg;
        icmp_ln8_reg_1619_pp0_iter3_reg <= icmp_ln8_reg_1619_pp0_iter2_reg;
        icmp_ln8_reg_1619_pp0_iter4_reg <= icmp_ln8_reg_1619_pp0_iter3_reg;
        icmp_ln8_reg_1619_pp0_iter5_reg <= icmp_ln8_reg_1619_pp0_iter4_reg;
        icmp_ln8_reg_1619_pp0_iter6_reg <= icmp_ln8_reg_1619_pp0_iter5_reg;
        icmp_ln8_reg_1619_pp0_iter7_reg <= icmp_ln8_reg_1619_pp0_iter6_reg;
        icmp_ln8_reg_1619_pp0_iter8_reg <= icmp_ln8_reg_1619_pp0_iter7_reg;
        select_ln30_6_reg_1664_pp0_iter1_reg <= select_ln30_6_reg_1664;
        select_ln30_6_reg_1664_pp0_iter2_reg <= select_ln30_6_reg_1664_pp0_iter1_reg;
        select_ln30_6_reg_1664_pp0_iter3_reg <= select_ln30_6_reg_1664_pp0_iter2_reg;
        select_ln30_6_reg_1664_pp0_iter4_reg <= select_ln30_6_reg_1664_pp0_iter3_reg;
        select_ln30_6_reg_1664_pp0_iter5_reg <= select_ln30_6_reg_1664_pp0_iter4_reg;
        select_ln30_6_reg_1664_pp0_iter6_reg <= select_ln30_6_reg_1664_pp0_iter5_reg;
        select_ln30_6_reg_1664_pp0_iter7_reg <= select_ln30_6_reg_1664_pp0_iter6_reg;
        select_ln30_6_reg_1664_pp0_iter8_reg <= select_ln30_6_reg_1664_pp0_iter7_reg;
        select_ln30_7_reg_1674_pp0_iter1_reg <= select_ln30_7_reg_1674;
        select_ln30_7_reg_1674_pp0_iter2_reg <= select_ln30_7_reg_1674_pp0_iter1_reg;
        select_ln30_7_reg_1674_pp0_iter3_reg <= select_ln30_7_reg_1674_pp0_iter2_reg;
        select_ln30_7_reg_1674_pp0_iter4_reg <= select_ln30_7_reg_1674_pp0_iter3_reg;
        select_ln30_7_reg_1674_pp0_iter5_reg <= select_ln30_7_reg_1674_pp0_iter4_reg;
        select_ln30_7_reg_1674_pp0_iter6_reg <= select_ln30_7_reg_1674_pp0_iter5_reg;
        select_ln30_7_reg_1674_pp0_iter7_reg <= select_ln30_7_reg_1674_pp0_iter6_reg;
        select_ln30_7_reg_1674_pp0_iter8_reg <= select_ln30_7_reg_1674_pp0_iter7_reg;
        tmp_0_2_1_reg_2065_pp0_iter2_reg <= tmp_0_2_1_reg_2065;
        tmp_0_2_1_reg_2065_pp0_iter3_reg <= tmp_0_2_1_reg_2065_pp0_iter2_reg;
        tmp_0_2_1_reg_2065_pp0_iter4_reg <= tmp_0_2_1_reg_2065_pp0_iter3_reg;
        tmp_0_2_1_reg_2065_pp0_iter5_reg <= tmp_0_2_1_reg_2065_pp0_iter4_reg;
        tmp_0_2_1_reg_2065_pp0_iter6_reg <= tmp_0_2_1_reg_2065_pp0_iter5_reg;
        tmp_0_2_reg_2060_pp0_iter2_reg <= tmp_0_2_reg_2060;
        tmp_0_2_reg_2060_pp0_iter3_reg <= tmp_0_2_reg_2060_pp0_iter2_reg;
        tmp_0_2_reg_2060_pp0_iter4_reg <= tmp_0_2_reg_2060_pp0_iter3_reg;
        tmp_0_2_reg_2060_pp0_iter5_reg <= tmp_0_2_reg_2060_pp0_iter4_reg;
        tmp_1_2_1_reg_2075_pp0_iter2_reg <= tmp_1_2_1_reg_2075;
        tmp_1_2_1_reg_2075_pp0_iter3_reg <= tmp_1_2_1_reg_2075_pp0_iter2_reg;
        tmp_1_2_1_reg_2075_pp0_iter4_reg <= tmp_1_2_1_reg_2075_pp0_iter3_reg;
        tmp_1_2_1_reg_2075_pp0_iter5_reg <= tmp_1_2_1_reg_2075_pp0_iter4_reg;
        tmp_1_2_1_reg_2075_pp0_iter6_reg <= tmp_1_2_1_reg_2075_pp0_iter5_reg;
        tmp_1_2_reg_2070_pp0_iter2_reg <= tmp_1_2_reg_2070;
        tmp_1_2_reg_2070_pp0_iter3_reg <= tmp_1_2_reg_2070_pp0_iter2_reg;
        tmp_1_2_reg_2070_pp0_iter4_reg <= tmp_1_2_reg_2070_pp0_iter3_reg;
        tmp_1_2_reg_2070_pp0_iter5_reg <= tmp_1_2_reg_2070_pp0_iter4_reg;
        tmp_2_2_1_reg_2085_pp0_iter2_reg <= tmp_2_2_1_reg_2085;
        tmp_2_2_1_reg_2085_pp0_iter3_reg <= tmp_2_2_1_reg_2085_pp0_iter2_reg;
        tmp_2_2_1_reg_2085_pp0_iter4_reg <= tmp_2_2_1_reg_2085_pp0_iter3_reg;
        tmp_2_2_1_reg_2085_pp0_iter5_reg <= tmp_2_2_1_reg_2085_pp0_iter4_reg;
        tmp_2_2_1_reg_2085_pp0_iter6_reg <= tmp_2_2_1_reg_2085_pp0_iter5_reg;
        tmp_2_2_reg_2080_pp0_iter2_reg <= tmp_2_2_reg_2080;
        tmp_2_2_reg_2080_pp0_iter3_reg <= tmp_2_2_reg_2080_pp0_iter2_reg;
        tmp_2_2_reg_2080_pp0_iter4_reg <= tmp_2_2_reg_2080_pp0_iter3_reg;
        tmp_2_2_reg_2080_pp0_iter5_reg <= tmp_2_2_reg_2080_pp0_iter4_reg;
        tmp_7_reg_1659_pp0_iter1_reg <= tmp_7_reg_1659;
        tmp_7_reg_1659_pp0_iter2_reg <= tmp_7_reg_1659_pp0_iter1_reg;
        tmp_7_reg_1659_pp0_iter3_reg <= tmp_7_reg_1659_pp0_iter2_reg;
        tmp_7_reg_1659_pp0_iter4_reg <= tmp_7_reg_1659_pp0_iter3_reg;
        tmp_7_reg_1659_pp0_iter5_reg <= tmp_7_reg_1659_pp0_iter4_reg;
        tmp_7_reg_1659_pp0_iter6_reg <= tmp_7_reg_1659_pp0_iter5_reg;
        tmp_7_reg_1659_pp0_iter7_reg <= tmp_7_reg_1659_pp0_iter6_reg;
        tmp_7_reg_1659_pp0_iter8_reg <= tmp_7_reg_1659_pp0_iter7_reg;
        trunc_ln30_reg_1655_pp0_iter1_reg <= trunc_ln30_reg_1655;
        trunc_ln30_reg_1655_pp0_iter2_reg <= trunc_ln30_reg_1655_pp0_iter1_reg;
        trunc_ln30_reg_1655_pp0_iter3_reg <= trunc_ln30_reg_1655_pp0_iter2_reg;
        trunc_ln30_reg_1655_pp0_iter4_reg <= trunc_ln30_reg_1655_pp0_iter3_reg;
        trunc_ln30_reg_1655_pp0_iter5_reg <= trunc_ln30_reg_1655_pp0_iter4_reg;
        trunc_ln30_reg_1655_pp0_iter6_reg <= trunc_ln30_reg_1655_pp0_iter5_reg;
        trunc_ln30_reg_1655_pp0_iter7_reg <= trunc_ln30_reg_1655_pp0_iter6_reg;
        trunc_ln30_reg_1655_pp0_iter8_reg <= trunc_ln30_reg_1655_pp0_iter7_reg;
        zext_ln23_5_reg_1731_pp0_iter1_reg[2 : 0] <= zext_ln23_5_reg_1731[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter2_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter1_reg[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter3_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter2_reg[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter4_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter3_reg[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter5_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter4_reg[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter6_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter5_reg[2 : 0];
        zext_ln23_5_reg_1731_pp0_iter7_reg[2 : 0] <= zext_ln23_5_reg_1731_pp0_iter6_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter1_reg[2 : 0] <= zext_ln23_6_reg_1755[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter2_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter1_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter3_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter2_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter4_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter3_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter5_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter4_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter6_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter5_reg[2 : 0];
        zext_ln23_6_reg_1755_pp0_iter7_reg[2 : 0] <= zext_ln23_6_reg_1755_pp0_iter6_reg[2 : 0];
        zext_ln23_reg_1707_pp0_iter1_reg[2 : 0] <= zext_ln23_reg_1707[2 : 0];
        zext_ln23_reg_1707_pp0_iter2_reg[2 : 0] <= zext_ln23_reg_1707_pp0_iter1_reg[2 : 0];
        zext_ln23_reg_1707_pp0_iter3_reg[2 : 0] <= zext_ln23_reg_1707_pp0_iter2_reg[2 : 0];
        zext_ln23_reg_1707_pp0_iter4_reg[2 : 0] <= zext_ln23_reg_1707_pp0_iter3_reg[2 : 0];
        zext_ln23_reg_1707_pp0_iter5_reg[2 : 0] <= zext_ln23_reg_1707_pp0_iter4_reg[2 : 0];
        zext_ln23_reg_1707_pp0_iter6_reg[2 : 0] <= zext_ln23_reg_1707_pp0_iter5_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1619 == 1'd0))) begin
        add_ln14_2_reg_2050 <= add_ln14_2_fu_1374_p2;
        select_ln11_reg_2055 <= select_ln11_fu_1379_p3;
        tmp_0_1_1_reg_2010 <= grp_fu_609_p2;
        tmp_0_1_2_reg_2015 <= grp_fu_615_p2;
        tmp_1_1_1_reg_2025 <= grp_fu_621_p2;
        tmp_1_1_2_reg_2030 <= grp_fu_627_p2;
        tmp_2_1_1_reg_2040 <= grp_fu_633_p2;
        tmp_2_1_2_reg_2045 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1619 == 1'd0))) begin
        add_ln23_10_reg_1837 <= add_ln23_10_fu_1193_p2;
        add_ln23_14_reg_1847 <= add_ln23_14_fu_1207_p2;
        add_ln23_6_reg_1827 <= add_ln23_6_fu_1179_p2;
        zext_ln23_17_reg_1852[2 : 0] <= zext_ln23_17_fu_1212_p1[2 : 0];
        zext_ln23_27_reg_1878[2 : 0] <= zext_ln23_27_fu_1234_p1[2 : 0];
        zext_ln23_37_reg_1904[2 : 0] <= zext_ln23_37_fu_1256_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln30_4_reg_2285 <= add_ln30_4_fu_1549_p2;
        tmp_0_1_1_reg_2010_pp0_iter1_reg <= tmp_0_1_1_reg_2010;
        tmp_0_1_1_reg_2010_pp0_iter2_reg <= tmp_0_1_1_reg_2010_pp0_iter1_reg;
        tmp_0_1_2_reg_2015_pp0_iter1_reg <= tmp_0_1_2_reg_2015;
        tmp_0_1_2_reg_2015_pp0_iter2_reg <= tmp_0_1_2_reg_2015_pp0_iter1_reg;
        tmp_0_1_2_reg_2015_pp0_iter3_reg <= tmp_0_1_2_reg_2015_pp0_iter2_reg;
        tmp_1_1_1_reg_2025_pp0_iter1_reg <= tmp_1_1_1_reg_2025;
        tmp_1_1_1_reg_2025_pp0_iter2_reg <= tmp_1_1_1_reg_2025_pp0_iter1_reg;
        tmp_1_1_2_reg_2030_pp0_iter1_reg <= tmp_1_1_2_reg_2030;
        tmp_1_1_2_reg_2030_pp0_iter2_reg <= tmp_1_1_2_reg_2030_pp0_iter1_reg;
        tmp_1_1_2_reg_2030_pp0_iter3_reg <= tmp_1_1_2_reg_2030_pp0_iter2_reg;
        tmp_2_1_1_reg_2040_pp0_iter1_reg <= tmp_2_1_1_reg_2040;
        tmp_2_1_1_reg_2040_pp0_iter2_reg <= tmp_2_1_1_reg_2040_pp0_iter1_reg;
        tmp_2_1_2_reg_2045_pp0_iter1_reg <= tmp_2_1_2_reg_2045;
        tmp_2_1_2_reg_2045_pp0_iter2_reg <= tmp_2_1_2_reg_2045_pp0_iter1_reg;
        tmp_2_1_2_reg_2045_pp0_iter3_reg <= tmp_2_1_2_reg_2045_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln8_reg_1623 <= add_ln8_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        conv_1_bias_load_1_reg_2240 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        conv_1_bias_load_2_reg_2260 <= conv_1_bias_q0;
        w_sum_4_1_2_2_reg_2250 <= grp_fu_601_p2;
        w_sum_4_2_2_2_reg_2255 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln8_reg_1619_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_1_bias_load_reg_2230 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1619_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1619_pp0_iter8_reg == 1'd0)))) begin
        reg_697 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln8_fu_721_p2 == 1'd0))) begin
        select_ln30_1_reg_1633 <= select_ln30_1_fu_747_p3;
        select_ln30_7_reg_1674 <= select_ln30_7_fu_881_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_1619 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sub_ln23_1_reg_1775[10 : 2] <= sub_ln23_1_fu_1047_p2[10 : 2];
        zext_ln30_5_reg_1786[4 : 0] <= zext_ln30_5_fu_1063_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1619_pp0_iter8_reg == 1'd0))) begin
        sub_ln30_reg_2279[11 : 1] <= sub_ln30_fu_1409_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1619 == 1'd0))) begin
        tmp_0_0_1_reg_1873 <= grp_fu_615_p2;
        tmp_1_0_1_reg_1899 <= grp_fu_627_p2;
        tmp_1_reg_1894 <= grp_fu_621_p2;
        tmp_2_0_1_reg_1925 <= grp_fu_639_p2;
        tmp_2_34_reg_1868 <= grp_fu_609_p2;
        tmp_2_reg_1920 <= grp_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1619 == 1'd0))) begin
        tmp_0_0_2_reg_1950 <= grp_fu_609_p2;
        tmp_0_1_reg_1955 <= grp_fu_615_p2;
        tmp_1_0_2_reg_1970 <= grp_fu_621_p2;
        tmp_1_1_reg_1975 <= grp_fu_627_p2;
        tmp_2_0_2_reg_1990 <= grp_fu_633_p2;
        tmp_2_1_reg_1995 <= grp_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1950_pp0_iter1_reg <= tmp_0_0_2_reg_1950;
        tmp_0_1_reg_1955_pp0_iter1_reg <= tmp_0_1_reg_1955;
        tmp_0_1_reg_1955_pp0_iter2_reg <= tmp_0_1_reg_1955_pp0_iter1_reg;
        tmp_1_0_2_reg_1970_pp0_iter1_reg <= tmp_1_0_2_reg_1970;
        tmp_1_1_reg_1975_pp0_iter1_reg <= tmp_1_1_reg_1975;
        tmp_1_1_reg_1975_pp0_iter2_reg <= tmp_1_1_reg_1975_pp0_iter1_reg;
        tmp_2_0_2_reg_1990_pp0_iter1_reg <= tmp_2_0_2_reg_1990;
        tmp_2_1_reg_1995_pp0_iter1_reg <= tmp_2_1_reg_1995;
        tmp_2_1_reg_1995_pp0_iter2_reg <= tmp_2_1_reg_1995_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        tmp_0_2_1_reg_2065 <= grp_fu_615_p2;
        tmp_0_2_reg_2060 <= grp_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln8_reg_1619_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_2095 <= grp_fu_609_p2;
        w_sum_4_reg_2090 <= grp_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_2095_pp0_iter2_reg <= tmp_0_2_2_reg_2095;
        tmp_0_2_2_reg_2095_pp0_iter3_reg <= tmp_0_2_2_reg_2095_pp0_iter2_reg;
        tmp_0_2_2_reg_2095_pp0_iter4_reg <= tmp_0_2_2_reg_2095_pp0_iter3_reg;
        tmp_0_2_2_reg_2095_pp0_iter5_reg <= tmp_0_2_2_reg_2095_pp0_iter4_reg;
        tmp_0_2_2_reg_2095_pp0_iter6_reg <= tmp_0_2_2_reg_2095_pp0_iter5_reg;
        tmp_1_2_2_reg_2105_pp0_iter2_reg <= tmp_1_2_2_reg_2105;
        tmp_1_2_2_reg_2105_pp0_iter3_reg <= tmp_1_2_2_reg_2105_pp0_iter2_reg;
        tmp_1_2_2_reg_2105_pp0_iter4_reg <= tmp_1_2_2_reg_2105_pp0_iter3_reg;
        tmp_1_2_2_reg_2105_pp0_iter5_reg <= tmp_1_2_2_reg_2105_pp0_iter4_reg;
        tmp_1_2_2_reg_2105_pp0_iter6_reg <= tmp_1_2_2_reg_2105_pp0_iter5_reg;
        tmp_2_2_2_reg_2115_pp0_iter2_reg <= tmp_2_2_2_reg_2115;
        tmp_2_2_2_reg_2115_pp0_iter3_reg <= tmp_2_2_2_reg_2115_pp0_iter2_reg;
        tmp_2_2_2_reg_2115_pp0_iter4_reg <= tmp_2_2_2_reg_2115_pp0_iter3_reg;
        tmp_2_2_2_reg_2115_pp0_iter5_reg <= tmp_2_2_2_reg_2115_pp0_iter4_reg;
        tmp_2_2_2_reg_2115_pp0_iter6_reg <= tmp_2_2_2_reg_2115_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_2_1_reg_2075 <= grp_fu_627_p2;
        tmp_1_2_reg_2070 <= grp_fu_621_p2;
        tmp_2_2_1_reg_2085 <= grp_fu_639_p2;
        tmp_2_2_reg_2080 <= grp_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_1_2_2_reg_2105 <= grp_fu_615_p2;
        tmp_2_2_2_reg_2115 <= grp_fu_621_p2;
        w_sum_4_1_reg_2100 <= grp_fu_587_p2;
        w_sum_4_2_reg_2110 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_1_reg_2265 <= grp_fu_601_p2;
        w_sum_2_reg_2272 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619_pp0_iter1_reg == 1'd0))) begin
        w_sum_4_0_0_1_reg_2120 <= grp_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1619_pp0_iter2_reg == 1'd0))) begin
        w_sum_4_0_0_2_reg_2135 <= grp_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1619_pp0_iter4_reg == 1'd0))) begin
        w_sum_4_0_1_1_reg_2165 <= grp_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln8_reg_1619_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_4_0_1_2_reg_2180 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1619_pp0_iter3_reg == 1'd0))) begin
        w_sum_4_0_1_reg_2150 <= grp_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1619_pp0_iter6_reg == 1'd0))) begin
        w_sum_4_0_2_1_reg_2210 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619_pp0_iter5_reg == 1'd0))) begin
        w_sum_4_0_2_reg_2195 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_sum_4_1_0_1_reg_2125 <= grp_fu_587_p2;
        w_sum_4_2_0_1_reg_2130 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_0_2_reg_2140 <= grp_fu_587_p2;
        w_sum_4_2_0_2_reg_2145 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_4_1_1_1_reg_2170 <= grp_fu_587_p2;
        w_sum_4_2_1_1_reg_2175 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_4_1_1_2_reg_2185 <= grp_fu_601_p2;
        w_sum_4_2_1_2_reg_2190 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_1_1_reg_2155 <= grp_fu_587_p2;
        w_sum_4_2_1_reg_2160 <= grp_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_2_1_reg_2215 <= grp_fu_601_p2;
        w_sum_4_2_2_1_reg_2220 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_sum_4_1_2_reg_2200 <= grp_fu_601_p2;
        w_sum_4_2_2_reg_2205 <= grp_fu_605_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_721_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        ap_phi_mux_c_0_phi_fu_564_p4 = select_ln30_7_reg_1674;
    end else begin
        ap_phi_mux_c_0_phi_fu_564_p4 = c_0_reg_560;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        ap_phi_mux_f_0_0_phi_fu_575_p4 = add_ln14_2_reg_2050;
    end else begin
        ap_phi_mux_f_0_0_phi_fu_575_p4 = f_0_0_reg_571;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        ap_phi_mux_indvar_flatten30_phi_fu_531_p4 = add_ln8_reg_1623;
    end else begin
        ap_phi_mux_indvar_flatten30_phi_fu_531_p4 = indvar_flatten30_reg_527;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_553_p4 = select_ln11_reg_2055;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_553_p4 = indvar_flatten_reg_549;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1619 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_542_p4 = select_ln30_1_reg_1633;
    end else begin
        ap_phi_mux_r_0_phi_fu_542_p4 = r_0_reg_538;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_bias_address0 = zext_ln23_6_reg_1755_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_bias_address0 = zext_ln23_5_reg_1731_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_bias_address0 = zext_ln23_reg_1707_pp0_iter6_reg;
        end else begin
            conv_1_bias_address0 = 'bx;
        end
    end else begin
        conv_1_bias_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address0 = tmp_40_fu_1350_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address0 = zext_ln23_24_fu_1291_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address0 = tmp_39_fu_1215_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address0 = zext_ln23_21_fu_1085_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address0 = zext_ln23_fu_947_p1;
        end else begin
            conv_1_weights_address0 = 'bx;
        end
    end else begin
        conv_1_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address1 = tmp_42_fu_1358_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address1 = zext_ln23_25_fu_1301_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address1 = zext_ln23_23_fu_1229_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address1 = zext_ln23_22_fu_1096_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address1 = zext_ln23_20_fu_962_p1;
        end else begin
            conv_1_weights_address1 = 'bx;
        end
    end else begin
        conv_1_weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address2 = tmp_44_fu_1366_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address2 = zext_ln23_34_fu_1311_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address2 = tmp_41_fu_1237_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address2 = zext_ln23_31_fu_1110_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address2 = zext_ln23_5_fu_973_p1;
        end else begin
            conv_1_weights_address2 = 'bx;
        end
    end else begin
        conv_1_weights_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address3 = zext_ln23_35_fu_1321_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address3 = zext_ln23_33_fu_1251_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address3 = zext_ln23_32_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address3 = zext_ln23_30_fu_988_p1;
        end else begin
            conv_1_weights_address3 = 'bx;
        end
    end else begin
        conv_1_weights_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address4 = zext_ln23_44_fu_1331_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address4 = tmp_43_fu_1259_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address4 = zext_ln23_41_fu_1135_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address4 = zext_ln23_6_fu_999_p1;
        end else begin
            conv_1_weights_address4 = 'bx;
        end
    end else begin
        conv_1_weights_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address5 = zext_ln23_45_fu_1341_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address5 = zext_ln23_43_fu_1273_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address5 = zext_ln23_42_fu_1146_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address5 = zext_ln23_40_fu_1014_p1;
        end else begin
            conv_1_weights_address5 = 'bx;
        end
    end else begin
        conv_1_weights_address5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce0 = 1'b1;
    end else begin
        conv_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce1 = 1'b1;
    end else begin
        conv_1_weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce2 = 1'b1;
    end else begin
        conv_1_weights_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce3 = 1'b1;
    end else begin
        conv_1_weights_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce4 = 1'b1;
    end else begin
        conv_1_weights_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_weights_ce5 = 1'b1;
    end else begin
        conv_1_weights_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_address0 = zext_ln30_8_fu_1554_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_address0 = zext_ln30_7_fu_1490_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_address0 = zext_ln30_6_fu_1424_p1;
    end else begin
        conv_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_d0 = select_ln29_2_fu_1600_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_d0 = select_ln29_1_fu_1537_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_d0 = select_ln29_fu_1472_p3;
    end else begin
        conv_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln30_reg_1655_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln30_reg_1655_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_reg_1655_pp0_iter8_reg == 1'd0)))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_address0 = zext_ln30_8_fu_1554_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_address0 = zext_ln30_7_fu_1490_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_address0 = zext_ln30_6_fu_1424_p1;
    end else begin
        conv_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_d0 = select_ln29_2_fu_1600_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_d0 = select_ln29_1_fu_1537_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_d0 = select_ln29_fu_1472_p3;
    end else begin
        conv_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1655_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln30_reg_1655_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1655_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_582_p0 = w_sum_4_0_1_reg_2150;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_582_p0 = w_sum_4_0_0_2_reg_2135;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_582_p0 = w_sum_4_0_0_1_reg_2120;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_582_p0 = w_sum_4_reg_2090;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_582_p0 = tmp_2_34_reg_1868;
    end else begin
        grp_fu_582_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_582_p1 = tmp_0_1_1_reg_2010_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_582_p1 = tmp_0_1_reg_1955_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_582_p1 = tmp_0_0_2_reg_1950_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_582_p1 = tmp_0_0_1_reg_1873;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_582_p1 = 32'd0;
    end else begin
        grp_fu_582_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_587_p0 = w_sum_4_1_1_reg_2155;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_587_p0 = w_sum_4_1_0_2_reg_2140;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_587_p0 = w_sum_4_1_0_1_reg_2125;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_587_p0 = w_sum_4_1_reg_2100;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_587_p0 = tmp_1_reg_1894;
    end else begin
        grp_fu_587_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_587_p1 = tmp_1_1_1_reg_2025_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_587_p1 = tmp_1_1_reg_1975_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_587_p1 = tmp_1_0_2_reg_1970_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_587_p1 = tmp_1_0_1_reg_1899;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_587_p1 = 32'd0;
    end else begin
        grp_fu_587_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_592_p0 = w_sum_4_2_1_reg_2160;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_592_p0 = w_sum_4_2_0_2_reg_2145;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_592_p0 = w_sum_4_2_0_1_reg_2130;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_592_p0 = w_sum_4_2_reg_2110;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_592_p0 = tmp_2_reg_1920;
    end else begin
        grp_fu_592_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_592_p1 = tmp_2_1_1_reg_2040_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_592_p1 = tmp_2_1_reg_1995_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_592_p1 = tmp_2_0_2_reg_1990_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_592_p1 = tmp_2_0_1_reg_1925;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_592_p1 = 32'd0;
    end else begin
        grp_fu_592_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_597_p0 = reg_697;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_597_p0 = w_sum_4_0_2_1_reg_2210;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_597_p0 = w_sum_4_0_2_reg_2195;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_597_p0 = w_sum_4_0_1_2_reg_2180;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_597_p0 = w_sum_4_0_1_1_reg_2165;
    end else begin
        grp_fu_597_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_597_p1 = conv_1_bias_load_reg_2230;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_597_p1 = tmp_0_2_2_reg_2095_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_597_p1 = tmp_0_2_1_reg_2065_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_597_p1 = tmp_0_2_reg_2060_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_597_p1 = tmp_0_1_2_reg_2015_pp0_iter3_reg;
    end else begin
        grp_fu_597_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_601_p0 = w_sum_4_1_2_2_reg_2250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_601_p0 = w_sum_4_1_2_1_reg_2215;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_601_p0 = w_sum_4_1_2_reg_2200;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_601_p0 = w_sum_4_1_1_2_reg_2185;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_601_p0 = w_sum_4_1_1_1_reg_2170;
    end else begin
        grp_fu_601_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_601_p1 = conv_1_bias_load_1_reg_2240;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_601_p1 = tmp_1_2_2_reg_2105_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_601_p1 = tmp_1_2_1_reg_2075_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_601_p1 = tmp_1_2_reg_2070_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_601_p1 = tmp_1_1_2_reg_2030_pp0_iter3_reg;
    end else begin
        grp_fu_601_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_605_p0 = w_sum_4_2_2_2_reg_2255;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_605_p0 = w_sum_4_2_2_1_reg_2220;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_605_p0 = w_sum_4_2_2_reg_2205;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_605_p0 = w_sum_4_2_1_2_reg_2190;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_605_p0 = w_sum_4_2_1_1_reg_2175;
    end else begin
        grp_fu_605_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_605_p1 = conv_1_bias_load_2_reg_2260;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_605_p1 = tmp_2_2_2_reg_2115_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_605_p1 = tmp_2_2_1_reg_2085_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_605_p1 = tmp_2_2_reg_2080_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_605_p1 = tmp_2_1_2_reg_2045_pp0_iter3_reg;
    end else begin
        grp_fu_605_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_615_p1 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_615_p1 = input_r_q1;
    end else begin
        grp_fu_615_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_646_p0 = w_sum_2_reg_2272;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_646_p0 = w_sum_1_reg_2265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_646_p0 = grp_fu_597_p2;
        end else begin
            grp_fu_646_p0 = 'bx;
        end
    end else begin
        grp_fu_646_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = zext_ln23_15_fu_1346_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = sext_ln23_fu_1278_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln23_12_fu_1188_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln23_13_fu_1071_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln23_9_fu_899_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = sext_ln23_1_fu_1282_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln23_14_fu_1202_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln23_10_fu_1058_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln23_11_fu_928_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_721_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_721_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_1019_p2 = (ap_phi_mux_indvar_flatten_phi_fu_553_p4 + 7'd1);

assign add_ln14_1_fu_993_p2 = (3'd2 + select_ln30_6_fu_873_p3);

assign add_ln14_2_fu_1374_p2 = (select_ln30_6_reg_1664 + 3'd3);

assign add_ln14_fu_967_p2 = (3'd1 + select_ln30_6_fu_873_p3);

assign add_ln23_10_fu_1193_p2 = (sub_ln23_2_fu_1173_p2 + zext_ln30_4_reg_1691);

assign add_ln23_11_fu_933_p2 = (5'd3 + select_ln30_fu_739_p3);

assign add_ln23_12_fu_1066_p2 = (sub_ln23_reg_1638 + zext_ln30_5_fu_1063_p1);

assign add_ln23_13_fu_1198_p2 = (sub_ln23_1_reg_1775 + zext_ln30_5_reg_1786);

assign add_ln23_14_fu_1207_p2 = (sub_ln23_2_fu_1173_p2 + zext_ln30_5_reg_1786);

assign add_ln23_15_fu_956_p2 = (4'd6 + zext_ln23_19_fu_952_p1);

assign add_ln23_16_fu_1079_p2 = (5'd12 + zext_ln23_18_fu_1076_p1);

assign add_ln23_17_fu_1090_p2 = ($signed(5'd18) + $signed(zext_ln23_18_fu_1076_p1));

assign add_ln23_18_fu_1223_p2 = (6'd30 + zext_ln23_17_fu_1212_p1);

assign add_ln23_19_fu_1286_p2 = ($signed(6'd36) + $signed(zext_ln23_17_reg_1852));

assign add_ln23_1_fu_715_p2 = (ap_phi_mux_c_0_phi_fu_564_p4 + 5'd2);

assign add_ln23_20_fu_1296_p2 = ($signed(6'd42) + $signed(zext_ln23_17_reg_1852));

assign add_ln23_21_fu_982_p2 = (4'd6 + zext_ln23_29_fu_978_p1);

assign add_ln23_22_fu_1104_p2 = (5'd12 + zext_ln23_28_fu_1101_p1);

assign add_ln23_23_fu_1115_p2 = ($signed(5'd18) + $signed(zext_ln23_28_fu_1101_p1));

assign add_ln23_24_fu_1245_p2 = (6'd30 + zext_ln23_27_fu_1234_p1);

assign add_ln23_25_fu_1306_p2 = ($signed(6'd36) + $signed(zext_ln23_27_reg_1878));

assign add_ln23_26_fu_1316_p2 = ($signed(6'd42) + $signed(zext_ln23_27_reg_1878));

assign add_ln23_27_fu_1008_p2 = (4'd6 + zext_ln23_39_fu_1004_p1);

assign add_ln23_28_fu_1129_p2 = (5'd12 + zext_ln23_38_fu_1126_p1);

assign add_ln23_29_fu_1140_p2 = ($signed(5'd18) + $signed(zext_ln23_38_fu_1126_p1));

assign add_ln23_30_fu_1267_p2 = (6'd30 + zext_ln23_37_fu_1256_p1);

assign add_ln23_31_fu_1326_p2 = ($signed(6'd36) + $signed(zext_ln23_37_reg_1904));

assign add_ln23_32_fu_1336_p2 = ($signed(6'd42) + $signed(zext_ln23_37_reg_1904));

assign add_ln23_3_fu_861_p2 = (5'd1 + select_ln30_fu_739_p3);

assign add_ln23_4_fu_893_p2 = (sub_ln23_fu_779_p2 + zext_ln30_2_fu_889_p1);

assign add_ln23_5_fu_1053_p2 = (sub_ln23_1_fu_1047_p2 + zext_ln30_2_reg_1680);

assign add_ln23_6_fu_1179_p2 = (sub_ln23_2_fu_1173_p2 + zext_ln30_2_reg_1680);

assign add_ln23_7_fu_904_p2 = (5'd2 + select_ln30_fu_739_p3);

assign add_ln23_8_fu_922_p2 = (sub_ln23_fu_779_p2 + zext_ln30_4_fu_918_p1);

assign add_ln23_9_fu_1184_p2 = (sub_ln23_1_reg_1775 + zext_ln30_4_reg_1691);

assign add_ln23_fu_785_p2 = (5'd2 + ap_phi_mux_r_0_phi_fu_542_p4);

assign add_ln30_2_fu_1418_p2 = (sub_ln30_fu_1409_p2 + zext_ln23_16_fu_1415_p1);

assign add_ln30_3_fu_1485_p2 = (zext_ln23_26_fu_1482_p1 + sub_ln30_reg_2279);

assign add_ln30_4_fu_1549_p2 = (zext_ln23_36_fu_1546_p1 + sub_ln30_reg_2279);

assign add_ln30_fu_807_p2 = (ap_phi_mux_r_0_phi_fu_542_p4 + select_ln30_3_fu_799_p3);

assign add_ln8_fu_727_p2 = (ap_phi_mux_indvar_flatten30_phi_fu_531_p4 + 11'd1);

assign and_ln29_13_fu_1531_p2 = (or_ln29_13_fu_1525_p2 & grp_fu_646_p2);

assign and_ln29_14_fu_1594_p2 = (or_ln29_14_fu_1588_p2 & grp_fu_646_p2);

assign and_ln29_fu_1466_p2 = (or_ln29_fu_1460_p2 & grp_fu_646_p2);

assign and_ln30_fu_855_p2 = (xor_ln30_fu_843_p2 & icmp_ln14_fu_849_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_13_fu_1496_p1 = w_sum_1_reg_2265;

assign bitcast_ln29_14_fu_1559_p1 = w_sum_2_reg_2272;

assign bitcast_ln29_fu_1430_p1 = reg_697;

assign c_fu_709_p2 = (ap_phi_mux_c_0_phi_fu_564_p4 + 5'd1);

assign grp_fu_1609_p0 = 9'd26;

assign grp_fu_1609_p1 = grp_fu_1609_p10;

assign grp_fu_1609_p10 = tmp_7_reg_1659_pp0_iter8_reg;

assign grp_fu_1609_p2 = grp_fu_1609_p20;

assign grp_fu_1609_p20 = select_ln30_7_reg_1674_pp0_iter8_reg;

assign icmp_ln11_fu_733_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_553_p4 == 7'd52) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_849_p2 = ((ap_phi_mux_f_0_0_phi_fu_575_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_1454_p2 = ((trunc_ln29_fu_1444_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_1513_p2 = ((tmp_26_fu_1499_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_1519_p2 = ((trunc_ln29_13_fu_1509_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1576_p2 = ((tmp_28_fu_1562_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1582_p2 = ((trunc_ln29_14_fu_1572_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1448_p2 = ((tmp_s_fu_1434_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_721_p2 = ((ap_phi_mux_indvar_flatten30_phi_fu_531_p4 == 11'd1352) ? 1'b1 : 1'b0);

assign or_ln29_13_fu_1525_p2 = (icmp_ln29_29_fu_1519_p2 | icmp_ln29_28_fu_1513_p2);

assign or_ln29_14_fu_1588_p2 = (icmp_ln29_31_fu_1582_p2 | icmp_ln29_30_fu_1576_p2);

assign or_ln29_fu_1460_p2 = (icmp_ln29_fu_1448_p2 | icmp_ln29_27_fu_1454_p2);

assign or_ln30_fu_867_p2 = (icmp_ln11_fu_733_p2 | and_ln30_fu_855_p2);

assign p_shl_cast_fu_1391_p3 = {{grp_fu_1609_p3}, {3'd0}};

assign r_fu_703_p2 = (ap_phi_mux_r_0_phi_fu_542_p4 + 5'd1);

assign select_ln11_fu_1379_p3 = ((icmp_ln11_reg_1628[0:0] === 1'b1) ? 7'd1 : add_ln11_reg_1770);

assign select_ln29_1_fu_1537_p3 = ((and_ln29_13_fu_1531_p2[0:0] === 1'b1) ? w_sum_1_reg_2265 : 32'd0);

assign select_ln29_2_fu_1600_p3 = ((and_ln29_14_fu_1594_p2[0:0] === 1'b1) ? w_sum_2_reg_2272 : 32'd0);

assign select_ln29_fu_1472_p3 = ((and_ln29_fu_1466_p2[0:0] === 1'b1) ? reg_697 : 32'd0);

assign select_ln30_1_fu_747_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? r_fu_703_p2 : ap_phi_mux_r_0_phi_fu_542_p4);

assign select_ln30_2_fu_791_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? add_ln23_fu_785_p2 : r_fu_703_p2);

assign select_ln30_3_fu_799_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_4_fu_827_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? 5'd1 : c_fu_709_p2);

assign select_ln30_5_fu_835_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? 5'd2 : add_ln23_1_fu_715_p2);

assign select_ln30_6_fu_873_p3 = ((or_ln30_fu_867_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_f_0_0_phi_fu_575_p4);

assign select_ln30_7_fu_881_p3 = ((and_ln30_fu_855_p2[0:0] === 1'b1) ? add_ln23_3_fu_861_p2 : select_ln30_fu_739_p3);

assign select_ln30_8_fu_910_p3 = ((and_ln30_fu_855_p2[0:0] === 1'b1) ? add_ln23_7_fu_904_p2 : select_ln30_4_fu_827_p3);

assign select_ln30_9_fu_939_p3 = ((and_ln30_fu_855_p2[0:0] === 1'b1) ? add_ln23_11_fu_933_p2 : select_ln30_5_fu_835_p3);

assign select_ln30_fu_739_p3 = ((icmp_ln11_fu_733_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_564_p4);

assign sext_ln23_1_fu_1282_p1 = $signed(add_ln23_10_reg_1837);

assign sext_ln23_fu_1278_p1 = $signed(add_ln23_6_reg_1827);

assign sub_ln23_1_fu_1047_p2 = (zext_ln23_3_fu_1032_p1 - zext_ln23_4_fu_1043_p1);

assign sub_ln23_2_fu_1173_p2 = (zext_ln23_7_fu_1158_p1 - zext_ln23_8_fu_1169_p1);

assign sub_ln23_fu_779_p2 = (zext_ln23_1_fu_763_p1 - zext_ln23_2_fu_775_p1);

assign sub_ln30_fu_1409_p2 = (p_shl_cast_fu_1391_p3 - zext_ln30_3_fu_1405_p1);

assign tmp_26_fu_1499_p4 = {{bitcast_ln29_13_fu_1496_p1[30:23]}};

assign tmp_28_fu_1562_p4 = {{bitcast_ln29_14_fu_1559_p1[30:23]}};

assign tmp_37_fu_1151_p3 = {{add_ln30_reg_1649}, {5'd0}};

assign tmp_38_fu_1162_p3 = {{add_ln30_reg_1649}, {2'd0}};

assign tmp_39_fu_1215_p3 = {{61'd3}, {select_ln30_6_reg_1664}};

assign tmp_3_fu_767_p3 = {{select_ln30_1_fu_747_p3}, {2'd0}};

assign tmp_40_fu_1350_p3 = {{61'd6}, {select_ln30_6_reg_1664}};

assign tmp_41_fu_1237_p3 = {{61'd3}, {add_ln14_reg_1722}};

assign tmp_42_fu_1358_p3 = {{61'd6}, {add_ln14_reg_1722}};

assign tmp_43_fu_1259_p3 = {{61'd3}, {add_ln14_1_reg_1746}};

assign tmp_44_fu_1366_p3 = {{61'd6}, {add_ln14_1_reg_1746}};

assign tmp_4_fu_1025_p3 = {{select_ln30_2_reg_1643}, {5'd0}};

assign tmp_6_fu_1036_p3 = {{select_ln30_2_reg_1643}, {2'd0}};

assign tmp_8_fu_1398_p3 = {{grp_fu_1609_p3}, {1'd0}};

assign tmp_fu_755_p3 = {{select_ln30_1_fu_747_p3}, {5'd0}};

assign tmp_s_fu_1434_p4 = {{bitcast_ln29_fu_1430_p1[30:23]}};

assign trunc_ln29_13_fu_1509_p1 = bitcast_ln29_13_fu_1496_p1[22:0];

assign trunc_ln29_14_fu_1572_p1 = bitcast_ln29_14_fu_1559_p1[22:0];

assign trunc_ln29_fu_1444_p1 = bitcast_ln29_fu_1430_p1[22:0];

assign trunc_ln30_fu_813_p1 = select_ln30_1_fu_747_p3[0:0];

assign xor_ln30_fu_843_p2 = (icmp_ln11_fu_733_p2 ^ 1'd1);

assign zext_ln23_10_fu_1058_p1 = add_ln23_5_fu_1053_p2;

assign zext_ln23_11_fu_928_p1 = add_ln23_8_fu_922_p2;

assign zext_ln23_12_fu_1188_p1 = add_ln23_9_fu_1184_p2;

assign zext_ln23_13_fu_1071_p1 = add_ln23_12_fu_1066_p2;

assign zext_ln23_14_fu_1202_p1 = add_ln23_13_fu_1198_p2;

assign zext_ln23_15_fu_1346_p1 = add_ln23_14_reg_1847;

assign zext_ln23_16_fu_1415_p1 = select_ln30_6_reg_1664_pp0_iter8_reg;

assign zext_ln23_17_fu_1212_p1 = select_ln30_6_reg_1664;

assign zext_ln23_18_fu_1076_p1 = select_ln30_6_reg_1664;

assign zext_ln23_19_fu_952_p1 = select_ln30_6_fu_873_p3;

assign zext_ln23_1_fu_763_p1 = tmp_fu_755_p3;

assign zext_ln23_20_fu_962_p1 = add_ln23_15_fu_956_p2;

assign zext_ln23_21_fu_1085_p1 = add_ln23_16_fu_1079_p2;

assign zext_ln23_22_fu_1096_p1 = add_ln23_17_fu_1090_p2;

assign zext_ln23_23_fu_1229_p1 = add_ln23_18_fu_1223_p2;

assign zext_ln23_24_fu_1291_p1 = add_ln23_19_fu_1286_p2;

assign zext_ln23_25_fu_1301_p1 = add_ln23_20_fu_1296_p2;

assign zext_ln23_26_fu_1482_p1 = add_ln14_reg_1722_pp0_iter8_reg;

assign zext_ln23_27_fu_1234_p1 = add_ln14_reg_1722;

assign zext_ln23_28_fu_1101_p1 = add_ln14_reg_1722;

assign zext_ln23_29_fu_978_p1 = add_ln14_fu_967_p2;

assign zext_ln23_2_fu_775_p1 = tmp_3_fu_767_p3;

assign zext_ln23_30_fu_988_p1 = add_ln23_21_fu_982_p2;

assign zext_ln23_31_fu_1110_p1 = add_ln23_22_fu_1104_p2;

assign zext_ln23_32_fu_1121_p1 = add_ln23_23_fu_1115_p2;

assign zext_ln23_33_fu_1251_p1 = add_ln23_24_fu_1245_p2;

assign zext_ln23_34_fu_1311_p1 = add_ln23_25_fu_1306_p2;

assign zext_ln23_35_fu_1321_p1 = add_ln23_26_fu_1316_p2;

assign zext_ln23_36_fu_1546_p1 = add_ln14_1_reg_1746_pp0_iter8_reg;

assign zext_ln23_37_fu_1256_p1 = add_ln14_1_reg_1746;

assign zext_ln23_38_fu_1126_p1 = add_ln14_1_reg_1746;

assign zext_ln23_39_fu_1004_p1 = add_ln14_1_fu_993_p2;

assign zext_ln23_3_fu_1032_p1 = tmp_4_fu_1025_p3;

assign zext_ln23_40_fu_1014_p1 = add_ln23_27_fu_1008_p2;

assign zext_ln23_41_fu_1135_p1 = add_ln23_28_fu_1129_p2;

assign zext_ln23_42_fu_1146_p1 = add_ln23_29_fu_1140_p2;

assign zext_ln23_43_fu_1273_p1 = add_ln23_30_fu_1267_p2;

assign zext_ln23_44_fu_1331_p1 = add_ln23_31_fu_1326_p2;

assign zext_ln23_45_fu_1341_p1 = add_ln23_32_fu_1336_p2;

assign zext_ln23_4_fu_1043_p1 = tmp_6_fu_1036_p3;

assign zext_ln23_5_fu_973_p1 = add_ln14_fu_967_p2;

assign zext_ln23_6_fu_999_p1 = add_ln14_1_fu_993_p2;

assign zext_ln23_7_fu_1158_p1 = tmp_37_fu_1151_p3;

assign zext_ln23_8_fu_1169_p1 = tmp_38_fu_1162_p3;

assign zext_ln23_9_fu_899_p1 = add_ln23_4_fu_893_p2;

assign zext_ln23_fu_947_p1 = select_ln30_6_fu_873_p3;

assign zext_ln30_2_fu_889_p1 = select_ln30_7_fu_881_p3;

assign zext_ln30_3_fu_1405_p1 = tmp_8_fu_1398_p3;

assign zext_ln30_4_fu_918_p1 = select_ln30_8_fu_910_p3;

assign zext_ln30_5_fu_1063_p1 = select_ln30_9_reg_1702;

assign zext_ln30_6_fu_1424_p1 = add_ln30_2_fu_1418_p2;

assign zext_ln30_7_fu_1490_p1 = add_ln30_3_fu_1485_p2;

assign zext_ln30_8_fu_1554_p1 = add_ln30_4_reg_2285;

always @ (posedge ap_clk) begin
    sub_ln23_reg_1638[1:0] <= 2'b00;
    zext_ln30_2_reg_1680[10:5] <= 6'b000000;
    zext_ln30_4_reg_1691[10:5] <= 6'b000000;
    zext_ln23_reg_1707[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1707_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1731_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1755_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    sub_ln23_1_reg_1775[1:0] <= 2'b00;
    zext_ln30_5_reg_1786[10:5] <= 6'b000000;
    zext_ln23_17_reg_1852[5:3] <= 3'b000;
    zext_ln23_27_reg_1878[5:3] <= 3'b000;
    zext_ln23_37_reg_1904[5:3] <= 3'b000;
    sub_ln30_reg_2279[0] <= 1'b0;
end

endmodule //conv_1
