\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BRR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ GTPR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line 776 of file stm32f407xx.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{BRR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BRR}

USART Baud rate register, Address offset\+: 0x08 

Definition at line 780 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

USART Control register 1, Address offset\+: 0x0C 

Definition at line 781 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

USART Control register 2, Address offset\+: 0x10 

Definition at line 782 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR3}

USART Control register 3, Address offset\+: 0x14 

Definition at line 783 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{USART\_TypeDef@{USART\_TypeDef}!DR@{DR}}
\index{DR@{DR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

USART Data register, Address offset\+: 0x04 

Definition at line 779 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{GTPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t GTPR}

USART Guard time and prescaler register, Address offset\+: 0x18 

Definition at line 784 of file stm32f407xx.\+h.

\mbox{\label{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{USART\_TypeDef@{USART\_TypeDef}!SR@{SR}}
\index{SR@{SR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

USART Status register, Address offset\+: 0x00 

Definition at line 778 of file stm32f407xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ stm32f407xx.\+h}\end{DoxyCompactItemize}
