/*
 *  BSD LICENSE
 *
 *  Copyright(c) 2016-2017 Broadcom.  All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    * Redistributions of source code must retain the above copyright
 *      notice, this list of conditions and the following disclaimer.
 *    * Redistributions in binary form must reproduce the above copyright
 *      notice, this list of conditions and the following disclaimer in
 *      the documentation and/or other materials provided with the
 *      distribution.
 *    * Neither the name of Broadcom nor the names of its
 *      contributors may be used to endorse or promote products derived
 *      from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef ENABLE_PAXC
#define ENABLE_PAXC     1
#endif

#define ENABLE_USB	1

#ifndef NUM_PAXB
#define NUM_PAXB	8
#endif

#if (USE_DDR == 1)
#define PCIE_DMA_RANGES dma-ranges = <0x43000000 0x00 0x80000000 0x00 0x80000000 0x00 0x80000000 \
				      0x43000000 0x08 0x00000000 0x08 0x00000000 0x08 0x00000000 \
				      0x43000000 0x80 0x00000000 0x80 0x00000000 0x40 0x00000000>;
#else
#define PCIE_DMA_RANGES dma-ranges = <0x43000000 0x00 0x74000000 0x00 0x74000000 0x00 0x4000000>;
#endif


#include "stingray.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	chosen { /* HACK: hard-code kernel args and initrd location */
		bootargs = "root=/dev/ram rw rootwait console=ttyS0,115200n8 \
			    earlycon=uart8250,mmio32,0x68a10000 pci=pcie_bus_safe \

#if (USE_DDR == 1)
			    cma=64M";
		linux,initrd-start = <0x0 0x81000000>;
		linux,initrd-end = <0x0 0x81800000>;
#else
			    cma=8M maxcpus=2";
		linux,initrd-start = <0x0 0x75000000>;
		linux,initrd-end = <0x0 0x75800000>;
#endif
	};

#if (USE_DDR != 1)
	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		amac_reserved: amacdma@66d10000 {
			compatible = "shared-dma-pool";
			reg = <0x00000000 0x66d10000 0x0 0x20000>;
			no-map;
		};
	};
#endif

	sdio0_vddo_ctrl_reg: sdio0_vddo_ctrl {
		compatible = "regulator-gpio";
		regulator-name = "sdio0_vddo_ctrl_reg";
		regulator-type = "voltage";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&pca9505 18 0>;
		states = <3300000 0x0
			  1800000 0x1>;
	};

	sdio1_vddo_ctrl_reg: sdio1_vddo_ctrl {
		compatible = "regulator-gpio";
		regulator-name = "sdio1_vddo_ctrl_reg";
		regulator-type = "voltage";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&pca9505 19 0>;
		states = <3300000 0x0
			  1800000 0x1>;
	};
};

&memory {
#if (USE_DDR == 1)
	reg = <0x00000000 0x80000000 0x0 0x80000000>, /* 2G @ 2G */
	      <0x00000008 0x80000000 0x1 0x80000000>; /* 6G @ 34G */
#else
	reg = <0x00000000 0x74000000 0x0 0x04000000>; /* 64MB */
#endif
};

&pcie0 {
	PCIE_DMA_RANGES
};

&pcie1 {
	PCIE_DMA_RANGES
};

&pcie2 {
	PCIE_DMA_RANGES
};

&pcie3 {
	PCIE_DMA_RANGES
};

&pcie4 {
	PCIE_DMA_RANGES
};

&pcie5 {
	PCIE_DMA_RANGES
};

&pcie6 {
	PCIE_DMA_RANGES
};

&pcie7 {
	PCIE_DMA_RANGES
};

&enet {
#if (USE_DDR == 1)
	compatible = "brcm,amac-enet";
#else
	compatible = "brcm,amac-enet-extsram";
	memory-region = <&amac_reserved>;
#endif
	phy-mode = "rgmii";
	max-speed = <1000>;
	phy-handle = <&gphy0>;
	brcm,enet-phy-lswap;
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
#if (ENABLE_UART2 == 1)
	status = "okay";
#endif
};

&uart3 {
#if (ENABLE_UART3 == 1)
	status = "okay";
#endif
};

&sdio0 {
	vqmmc-supply = <&sdio0_vddo_ctrl_reg>;
	non-removable;
	full-pwr-cycle;
	status = "okay";
};

&sdio1 {
	vqmmc-supply = <&sdio1_vddo_ctrl_reg>;
	full-pwr-cycle;
	status = "okay";
};

&pwm {
	status = "okay";
};

&ssp0 {
	pinctrl-0 = <&spi0_pins>;
	cs-gpios = <&gpio_hsls 34 0>;
#if (ENABLE_SSP0 == 1)
	status = "okay";
#endif

	spi-flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <20000000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};

&ssp1 {
	pinctrl-0 = <&spi1_pins>;
	cs-gpios = <&gpio_hsls 96 0>;
#if (ENABLE_SSP1 == 1)
	status = "okay";
#endif

	spi-flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <20000000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};

#if (ENABLE_I2C0 == 1)
&i2c0 {
	status = "okay";

	pca9505: pca9505@20 {
		compatible = "nxp,pca9505";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x20>;
	};
};
#endif

#if (ENABLE_I2C1 == 1)
&i2c1 {
	status = "okay";

	pcf8574: pcf8574@20 {
		compatible = "nxp,pcf8574a";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x27>;
	};
};
#endif

&mdio_mux_iproc {
	mdio@10 {
		gphy0: eth-phy@10 {
			reg = <0x10>;
		};
	};
};

/* reserve QSPI for Chimp NVRAM when PAXC is enabled */
#if (ENABLE_PAXC != 1)
&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&qspi_pins>;
	bspi-sel = <0>;
	status = "okay";

	flash: w25q64@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0x0>;
		spi-max-frequency = <12500000>;
	};
};
#endif

&rtc {
#if (ENABLE_RTC == 1)
	status = "okay";
#endif
};
