Classic Timing Analyzer report for main-project
Wed Jun 21 21:47:37 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                  ; To                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.656 ns                                      ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; OUT7                                                                                         ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                       ;                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 280.11 MHz ( period = 3.570 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.581 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 305.90 MHz ( period = 3.269 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.280 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg0  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg1  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg2  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg3  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg4  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg5  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg6  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_datain_reg7  ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 329.49 MHz ( period = 3.035 ns )               ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.806 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                         ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 10.656 ns  ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122                                               ; OUT7   ; CLK        ;
; N/A   ; None         ; 10.459 ns  ; T-COUNTER:inst16|74163:inst|f74163:sub|134                                                   ; COUNT4 ; CLK        ;
; N/A   ; None         ; 10.045 ns  ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|111                                               ; OUT6   ; CLK        ;
; N/A   ; None         ; 9.919 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] ; A8     ; CLK        ;
; N/A   ; None         ; 9.907 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[3] ; A5     ; CLK        ;
; N/A   ; None         ; 9.801 ns   ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|111                                                ; OUT2   ; CLK        ;
; N/A   ; None         ; 9.755 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[1] ; A7     ; CLK        ;
; N/A   ; None         ; 9.721 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[5] ; A3     ; CLK        ;
; N/A   ; None         ; 9.715 ns   ; T-COUNTER:inst16|74163:inst|f74163:sub|111                                                   ; COUNT2 ; CLK        ;
; N/A   ; None         ; 9.706 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[2] ; A6     ; CLK        ;
; N/A   ; None         ; 9.564 ns   ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|122                                                ; OUT3   ; CLK        ;
; N/A   ; None         ; 9.496 ns   ; COUNTER-PLUS:inst32|74163:inst|f74163:sub|134                                                ; OUT4   ; CLK        ;
; N/A   ; None         ; 9.444 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[6] ; A2     ; CLK        ;
; N/A   ; None         ; 9.408 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[4] ; A4     ; CLK        ;
; N/A   ; None         ; 9.402 ns   ; A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] ; A1     ; CLK        ;
; N/A   ; None         ; 9.388 ns   ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|134                                               ; OUT8   ; CLK        ;
; N/A   ; None         ; 9.348 ns   ; COUNTER-PLUS:inst32|74163:inst1|f74163:sub|34                                                ; OUT5   ; CLK        ;
; N/A   ; None         ; 9.136 ns   ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                    ; OUT1   ; CLK        ;
; N/A   ; None         ; 9.033 ns   ; T-COUNTER:inst16|74163:inst|f74163:sub|122                                                   ; COUNT3 ; CLK        ;
; N/A   ; None         ; 8.758 ns   ; T-COUNTER:inst16|74163:inst|f74163:sub|34                                                    ; COUNT1 ; CLK        ;
; N/A   ; None         ; 8.365 ns   ; T-COUNTER:inst16|74163:inst1|f74163:sub|34                                                   ; COUNT5 ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Jun 21 21:47:35 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 163.03 MHz between source memory "A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 4.292 ns
                Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'
                Info: 2: + IC(2.522 ns) + CELL(0.815 ns) = 4.292 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0]'
                Info: Total cell delay = 1.770 ns ( 41.24 % )
                Info: Total interconnect delay = 2.522 ns ( 58.76 % )
            Info: - Longest clock path from clock "CLK" to source memory is 4.312 ns
                Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'
                Info: 2: + IC(2.522 ns) + CELL(0.835 ns) = 4.312 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.790 ns ( 41.51 % )
                Info: Total interconnect delay = 2.522 ns ( 58.49 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tco from clock "CLK" to destination pin "OUT7" through register "COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122" is 10.656 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'
        Info: 2: + IC(1.941 ns) + CELL(0.666 ns) = 3.562 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122'
        Info: Total cell delay = 1.621 ns ( 45.51 % )
        Info: Total interconnect delay = 1.941 ns ( 54.49 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122'
        Info: 2: + IC(3.744 ns) + CELL(3.046 ns) = 6.790 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'OUT7'
        Info: Total cell delay = 3.046 ns ( 44.86 % )
        Info: Total interconnect delay = 3.744 ns ( 55.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Wed Jun 21 21:47:37 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


