# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# ** Error: (vsim-3033) ./Pound.sv(22): Instantiation of 'clock_divider' failed. The design unit was not found.
# 
#         Region: /Pound_Testbench/dut
#         Searched libraries:
#             C:/Users/Grant/Documents/UW/EE371/lab2/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# ** Error: invalid command name "vlod"
# Error in macro ./runlab.do line 8
# invalid command name "vlod"
#     while executing
# "vlod "./clock_divider.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# ** Error: invalid command name "vlod"
# Error in macro ./runlab.do line 8
# invalid command name "vlod"
#     while executing
# "vlod "./clock_divider.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Error: Cannot open macro file: Pound_wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: Pound_wave.do
#     while executing
# "do Pound_wave.do"
add wave -position end  sim:/Pound_Testbench/KEY
add wave -position 0  sim:/Pound_Testbench/clk
add wave -position end  sim:/Pound_Testbench/HEX2
add wave -position end  sim:/Pound_Testbench/LEDR
add wave -position 1  sim:/Pound_Testbench/KEY
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
add wave -position end  sim:/Pound_Testbench/dut/minutes
add wave -position end  sim:/Pound_Testbench/dut/timeCounter
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
add wave -position 2  sim:/Pound_Testbench/SW
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
add wave -position 2  sim:/Pound_Testbench/SW
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
add wave -position end  sim:/Pound_Testbench/dut/stateLevelLow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 146
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 146
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 137
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 137
# MACRO ./runlab.do PAUSED at line 26
add wave -position 4  sim:/Pound_Testbench/HEX1
add wave -position 5  sim:/Pound_Testbench/HEX0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 167
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 167
# MACRO ./runlab.do PAUSED at line 26
add wave -position 5  sim:/Pound_Testbench/dut/tens
add wave -position 7  sim:/Pound_Testbench/dut/ones
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 167
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 167
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 167
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 167
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 163
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 163
# MACRO ./runlab.do PAUSED at line 26
add wave -position 3  sim:/Pound_Testbench/HEX4
add wave -position 3  sim:/Pound_Testbench/HEX5
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 209
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 209
# MACRO ./runlab.do PAUSED at line 26
add wave -position 3  sim:/Pound_Testbench/dut/HEX5
add wave -position 4  sim:/Pound_Testbench/dut/HEX4
add wave -position 4  sim:/Pound_Testbench/dut/feetOnes
add wave -position 6  sim:/Pound_Testbench/dut/feetDecimal
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 209
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 209
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 209
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 209
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 209
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 209
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 219
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 219
# MACRO ./runlab.do PAUSED at line 26
add wave -position 3  sim:/Pound_Testbench/dut/ledState
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 222
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 222
# MACRO ./runlab.do PAUSED at line 26
add wave -position 4  sim:/Pound_Testbench/dut/waterLevelHeight
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 222
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 222
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 222
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 222
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 222
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 222
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 222
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 222
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 307
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 307
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# ** Error: ./Pound.sv(178): near "if": syntax error, unexpected if
# ** Error: ./Pound.sv(191): near "end": syntax error, unexpected end
# ** Error: ./Pound.sv(265): 'clk' already declared in this scope (Pound).
# ** Error: ./Pound.sv(266): 'KEY' already declared in this scope (Pound).
# ** Error: ./Pound.sv(267): 'SW' already declared in this scope (Pound).
# ** Error: ./Pound.sv(267): 'LEDR' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX0' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX1' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX2' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX3' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX4' already declared in this scope (Pound).
# ** Error: ./Pound.sv(268): 'HEX5' already declared in this scope (Pound).
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Pound.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 311
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 311
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 311
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 311
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
add wave -position 4  sim:/Pound_Testbench/dut/stateDecreasingWater
add wave -position 4  sim:/Pound_Testbench/dut/stateIncreasingWater
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
add wave -position 9  sim:/Pound_Testbench/dut/feetDecimalDec
add wave -position 9  sim:/Pound_Testbench/dut/feetOnesDec
add wave -position 12  sim:/Pound_Testbench/dut/feetDecimalDec
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
add wave -position 10  sim:/Pound_Testbench/dut/decreasingHEX4
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 314
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 314
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# ** Error: ./Pound.sv(87): 'increasingHEX5' already declared in this scope (Pound).
# ** Error: ./Pound.sv(87): 'increasingHEX4' already declared in this scope (Pound).
# ** Error: ./Pound.sv(120): 'decreasingHEX5' already declared in this scope (Pound).
# ** Error: ./Pound.sv(120): 'decreasingHEX4' already declared in this scope (Pound).
# -- Compiling module Pound_Testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Pound.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
add wave -position 10  sim:/Pound_Testbench/dut/increasingHEX4
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
add wave -position 10  sim:/Pound_Testbench/dut/muxHexSel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Grant/Documents/UW/EE371/lab2/Pound_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(37): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex4Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i0'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'i1'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# ** Warning: (vsim-3015) ./Pound.sv(38): [PCDPC] - Port size (1 or 1) does not match connection size (7) for port 'sel'. The port definition is at: C:/Users/Grant/Documents/UW/EE271/Lab 1/./mux2_1.sv(1).
# 
#         Region: /Pound_Testbench/dut/hex5Converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Pound
# -- Compiling module Pound_Testbench
# 
# Top level modules:
# 	Pound_Testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps Pound_Testbench 
# Loading sv_std.std
# Loading work.Pound_Testbench
# Loading work.Pound
# Loading work.clock_divider
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./Pound.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'divided_clocks'. The port definition is at: ./clock_divider.sv(1).
# 
#         Region: /Pound_Testbench/dut/cdiv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module Pound_Testbench at ./Pound.sv line 318
# Simulation Breakpoint: Break in Module Pound_Testbench at ./Pound.sv line 318
# MACRO ./runlab.do PAUSED at line 27
