<!DOCTYPE html><html><head>   <meta>     <title>Has my logic improved?</title>   </meta>   <style>
.youtube_player_container {
    position: relative;
    width: 50%;
    padding-bottom: 26.25%;
    /* background-color: yellow; */
}
.youtube_player_frame {
    position: absolute;
    top: 0;
    left: 0;
    width: 100%;
    height: 100%;
    border: 0;
}
       </style></head><body><a href="index.html"><h2>Index</h2></a><a href="https://www.reddit.com/r/RISCV/comments/1fh7dzo/has_my_logic_improved"><h1>[1147553] Has my logic improved?</h1></a><div>https://www.reddit.com/r/RISCV/.rss</div><div>2024-09-15 07:56:00+00:00</div><div><pre><!-- SC_OFF --><div><p>I design this core primarily as a fun side project. I have made another post some months ago when I made a first version of the core, which you can find <a href="https://www.reddit.com/r/FPGA/comments/1bmnm91/made_a_programmable_riscv32i_core_in_verilog/">here</a>. </p> <p>This time, I post seeking advice. Has my logic improved at all ? What can I do to further reduce LUT utilization? What is good, and what is bad at the current state of the project? The latest version is at branch testing.</p> <p><a href="https://github.com/AgamemnonasKyriazis/PYGMY-V32I/tree/testing">PYGMY</a></p> </div><!-- SC_ON -->   submitted by   <a href="https://www.reddit.com/user/Faulty-LogicGate"> /u/Faulty-LogicGate </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fh7dzo/has_my_logic_improved/">[link]</a></span> <span><a href="https://www.reddit.com/r/RISCV/comments/1fh7dzo/has_my_logic_improved/">[comments]</a></span></pre></div></body></html>