{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 00:05:24 2020 " "Info: Processing started: Fri Dec 25 00:05:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testprj -c testprj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testprj -c testprj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/topCost.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/topCost.v" { { "Info" "ISGN_ENTITY_NAME" "1 topCost " "Info: Found entity 1: topCost" {  } { { "../bigwork/topCost.v" "" { Text "E:/EDA/bigwork/topCost.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../bigwork/top.v" "" { Text "E:/EDA/bigwork/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/simlateCar.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/simlateCar.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulateCar " "Info: Found entity 1: simulateCar" {  } { { "../bigwork/simlateCar.v" "" { Text "E:/EDA/bigwork/simlateCar.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/lantern.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/lantern.v" { { "Info" "ISGN_ENTITY_NAME" "1 lantern " "Info: Found entity 1: lantern" {  } { { "../bigwork/lantern.v" "" { Text "E:/EDA/bigwork/lantern.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/divclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divclk " "Info: Found entity 1: divclk" {  } { { "../bigwork/divclk.v" "" { Text "E:/EDA/bigwork/divclk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit displaySpeed.v(11) " "Warning (10463): Verilog HDL Declaration warning at displaySpeed.v(11): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../bigwork/displaySpeed.v" "" { Text "E:/EDA/bigwork/displaySpeed.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/displaySpeed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/displaySpeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaySpeed " "Info: Found entity 1: displaySpeed" {  } { { "../bigwork/displaySpeed.v" "" { Text "E:/EDA/bigwork/displaySpeed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit displayMail.v(8) " "Warning (10463): Verilog HDL Declaration warning at displayMail.v(8): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../bigwork/displayMail.v" "" { Text "E:/EDA/bigwork/displayMail.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/displayMail.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/displayMail.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMail " "Info: Found entity 1: displayMail" {  } { { "../bigwork/displayMail.v" "" { Text "E:/EDA/bigwork/displayMail.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit displayCost.v(11) " "Warning (10463): Verilog HDL Declaration warning at displayCost.v(11): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../bigwork/displayCost.v" "" { Text "E:/EDA/bigwork/displayCost.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/displayCost.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/displayCost.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayCost " "Info: Found entity 1: displayCost" {  } { { "../bigwork/displayCost.v" "" { Text "E:/EDA/bigwork/displayCost.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../bigwork/cost.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../bigwork/cost.v" { { "Info" "ISGN_ENTITY_NAME" "1 cost " "Info: Found entity 1: cost" {  } { { "../bigwork/cost.v" "" { Text "E:/EDA/bigwork/cost.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "divclk " "Info: Elaborating entity \"divclk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
