{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363846621596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363846621598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 14:16:38 2013 " "Processing started: Thu Mar 21 14:16:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363846621598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363846621598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363846621598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1363846629190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1363846629312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClock " "Found entity 1: AlarmClock" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file unitdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnitDisplay " "Found entity 1: UnitDisplay" {  } { { "UnitDisplay.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/UnitDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Found entity 1: Blinker" {  } { { "Blinker.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/Blinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363846629439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363846629439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmClock " "Elaborating entity \"AlarmClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1363846629551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AlarmClock.v(159) " "Verilog HDL assignment warning at AlarmClock.v(159): truncated value with size 32 to match size of target (3)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629683 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AlarmClock.v(269) " "Verilog HDL assignment warning at AlarmClock.v(269): truncated value with size 32 to match size of target (3)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629705 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(286) " "Verilog HDL assignment warning at AlarmClock.v(286): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629707 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(287) " "Verilog HDL assignment warning at AlarmClock.v(287): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629707 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(289) " "Verilog HDL assignment warning at AlarmClock.v(289): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629708 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(290) " "Verilog HDL assignment warning at AlarmClock.v(290): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629708 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(296) " "Verilog HDL assignment warning at AlarmClock.v(296): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629709 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(297) " "Verilog HDL assignment warning at AlarmClock.v(297): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629710 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(301) " "Verilog HDL assignment warning at AlarmClock.v(301): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629711 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(302) " "Verilog HDL assignment warning at AlarmClock.v(302): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629711 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(306) " "Verilog HDL assignment warning at AlarmClock.v(306): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629712 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(307) " "Verilog HDL assignment warning at AlarmClock.v(307): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629712 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(311) " "Verilog HDL assignment warning at AlarmClock.v(311): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629713 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(312) " "Verilog HDL assignment warning at AlarmClock.v(312): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629713 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(322) " "Verilog HDL assignment warning at AlarmClock.v(322): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629715 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(323) " "Verilog HDL assignment warning at AlarmClock.v(323): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629715 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(325) " "Verilog HDL assignment warning at AlarmClock.v(325): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629716 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(326) " "Verilog HDL assignment warning at AlarmClock.v(326): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629716 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(332) " "Verilog HDL assignment warning at AlarmClock.v(332): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629717 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(333) " "Verilog HDL assignment warning at AlarmClock.v(333): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629718 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(337) " "Verilog HDL assignment warning at AlarmClock.v(337): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629718 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(338) " "Verilog HDL assignment warning at AlarmClock.v(338): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629719 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(342) " "Verilog HDL assignment warning at AlarmClock.v(342): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629719 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(343) " "Verilog HDL assignment warning at AlarmClock.v(343): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629720 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(347) " "Verilog HDL assignment warning at AlarmClock.v(347): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629721 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(348) " "Verilog HDL assignment warning at AlarmClock.v(348): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363846629721 "|AlarmClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitDisplay UnitDisplay:UnitDisplay_A " "Elaborating entity \"UnitDisplay\" for hierarchy \"UnitDisplay:UnitDisplay_A\"" {  } { { "AlarmClock.v" "UnitDisplay_A" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363846630394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD " "Elaborating entity \"binary_to_BCD\" for hierarchy \"UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\"" {  } { { "UnitDisplay.v" "binary_to_BCD" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/UnitDisplay.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363846630438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/binary_to_BCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363846630482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 UnitDisplay:UnitDisplay_A\|seg7:seg7_ones " "Elaborating entity \"seg7\" for hierarchy \"UnitDisplay:UnitDisplay_A\|seg7:seg7_ones\"" {  } { { "UnitDisplay.v" "seg7_ones" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/UnitDisplay.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363846630558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blinker Blinker:Blinker_DispA " "Elaborating entity \"Blinker\" for hierarchy \"Blinker:Blinker_DispA\"" {  } { { "AlarmClock.v" "Blinker_DispA" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/AlarmClock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363846630623 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 binary_to_BCD 4 2 " "Port \"ordered port 3\" on the entity instantiation of \"binary_to_BCD\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "UnitDisplay.v" "binary_to_BCD" { Text "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/UnitDisplay.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1363846630916 "|AlarmClock|UnitDisplay:UnitDisplay_A|binary_to_BCD:binary_to_BCD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1363846638563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/output_files/AlarmClock.map.smsg " "Generated suppressed messages file C:/Users/Bangonkali/Downloads/ALARMCLOCK/ALARMCLOCK/output_files/AlarmClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1363846642688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363846643147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363846643147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1213 " "Implemented 1213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363846643468 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363846643468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1175 " "Implemented 1175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1363846643468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363846643468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363846643653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 14:17:23 2013 " "Processing ended: Thu Mar 21 14:17:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363846643653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363846643653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363846643653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363846643653 ""}
