$date
	Wed Feb 26 15:07:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 3 ! C1 [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 3 $ C1 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
1#
#15
b1 !
b1 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
0"
#35
b11 !
b11 $
1"
#40
0"
#45
b100 !
b100 $
1"
#50
0"
#55
b0 !
b0 $
1"
#60
0"
#65
b1 !
b1 $
1"
#70
0"
#75
b10 !
b10 $
1"
#80
0"
#85
b11 !
b11 $
1"
#90
0"
#95
b100 !
b100 $
1"
#100
0"
#105
b0 !
b0 $
1"
#110
0"
#115
b1 !
b1 $
1"
#120
0"
#125
b10 !
b10 $
1"
#130
0"
#135
b11 !
b11 $
1"
#140
0"
#145
b100 !
b100 $
1"
#150
0"
#155
b0 !
b0 $
1"
#160
0"
#165
b1 !
b1 $
1"
#170
0"
#175
b10 !
b10 $
1"
#180
0"
#185
b11 !
b11 $
1"
#190
0"
#195
b100 !
b100 $
1"
#200
0"
#205
b0 !
b0 $
1"
#210
0"
