Analysis & Synthesis report for de10_lite
Mon Mar 07 01:03:51 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Mar 07 01:03:51 2022           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; de10_lite                                   ;
; Top-level Entity Name              ; de0_lite                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de0_lite           ; de10_lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT                     ; 20.1    ; N/A          ; N/A          ; |de0_lite|iram_quartus:iram_quartus_inst ; ../../../../memory/iram_quartus.vhd                                                                        ;
; Altera ; ALTPLL                          ; 20.1    ; N/A          ; N/A          ; |de0_lite|pll:pll_inst                   ; pll.vhd                                                                                                    ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |de0_lite|in_system_probe:u0             ; D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/in_system_probe.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 07 01:03:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "in_system_probe.qsys"
Info (12250): 2022.03.07.01:03:45 Progress: Loading de10_lite/in_system_probe.qsys
Info (12250): 2022.03.07.01:03:46 Progress: Reading input file
Info (12250): 2022.03.07.01:03:46 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2022.03.07.01:03:46 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.03.07.01:03:46 Progress: Building connections
Info (12250): 2022.03.07.01:03:46 Progress: Parameterizing connections
Info (12250): 2022.03.07.01:03:46 Progress: Validating
Info (12250): 2022.03.07.01:03:46 Progress: Done reading input file
Info (12250): In_system_probe: Generating in_system_probe "in_system_probe" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "in_system_probe" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): In_system_probe: Done "in_system_probe" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "in_system_probe.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd
    Info (12022): Found design unit 1: fir_filt-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd Line: 35
    Info (12023): Found entity 1: fir_filt File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd
    Info (12022): Found design unit 1: dig_filt-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd Line: 44
    Info (12023): Found entity 1: dig_filt File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd
    Info (12022): Found design unit 1: led_displays-rtl File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd Line: 51
    Info (12023): Found entity 1: led_displays File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/gpio.vhd
    Info (12022): Found design unit 1: gpio-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd Line: 44
    Info (12023): Found entity 1: gpio File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_clz.vhd
    Info (12022): Found design unit 1: quick_clz-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd Line: 22
    Info (12023): Found entity 1: quick_clz File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/division_functions.vhd
    Info (12022): Found design unit 1: division_functions File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd Line: 14
    Info (12022): Found design unit 2: division_functions-body File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_naive.vhd
    Info (12022): Found design unit 1: quick_naive-behave File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd Line: 32
    Info (12023): Found entity 1: quick_naive File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/periphdatabusmux.vhd
    Info (12022): Found design unit 1: periphdatabusmux-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd Line: 26
    Info (12023): Found entity 1: periphdatabusmux File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/timer/timer.vhd
    Info (12022): Found design unit 1: Timer-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd Line: 26
    Info (12023): Found entity 1: Timer File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/csr.vhd
    Info (12022): Found design unit 1: csr-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd Line: 25
    Info (12023): Found entity 1: csr File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/registers/register_file.vhd
    Info (12022): Found design unit 1: register_file-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd Line: 24
    Info (12023): Found entity 1: register_file File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/instructionbusmux.vhd
    Info (12022): Found design unit 1: instructionbusmux-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd Line: 30
    Info (12023): Found entity 1: instructionbusmux File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iodatabusmux.vhd
    Info (12022): Found design unit 1: iodatabusmux-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd Line: 34
    Info (12023): Found entity 1: iodatabusmux File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/databusmux.vhd
    Info (12022): Found design unit 1: databusmux-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd Line: 31
    Info (12023): Found entity 1: databusmux File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iram_quartus.vhd
    Info (12022): Found design unit 1: iram_quartus-SYN File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd Line: 56
    Info (12023): Found entity 1: iram_quartus File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd Line: 41
    Info (12023): Found entity 1: dmemory File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/iregister.vhd
    Info (12022): Found design unit 1: iregister-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd Line: 43
    Info (12023): Found entity 1: iregister File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd Line: 18
Info (12021): Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder_types.vhd
    Info (12022): Found design unit 1: decoder_types File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd Line: 4
    Info (12022): Found design unit 2: decoder_types-body File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd Line: 147
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder.vhd
    Info (12022): Found design unit 1: decoder-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd Line: 52
    Info (12023): Found entity 1: decoder File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/core.vhd
    Info (12022): Found design unit 1: core-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 41
    Info (12023): Found entity 1: core File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m_types.vhd
    Info (12022): Found design unit 1: M_types File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd Line: 5
    Info (12022): Found design unit 2: M_types-body File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m.vhd
    Info (12022): Found design unit 1: M-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd Line: 25
    Info (12023): Found entity 1: M File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd Line: 16
Info (12021): Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu_types.vhd
    Info (12022): Found design unit 1: alu_types File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd Line: 5
    Info (12022): Found design unit 2: alu_types-body File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu.vhd
    Info (12022): Found design unit 1: ULA-RTL File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd Line: 14
    Info (12023): Found entity 1: ULA File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file de0_lite.vhd
    Info (12022): Found design unit 1: de0_lite-rtl File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 78
    Info (12023): Found entity 1: de0_lite File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd Line: 55
    Info (12023): Found entity 1: pll File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/in_system_probe.v
    Info (12023): Found entity 1: in_system_probe File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/in_system_probe.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "de0_lite" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(34): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(57): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(58): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(60): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 61
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(64): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(66): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(84): object "locked_sig" assigned a value but never read File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(103): used implicit default value for signal "ddata_r_sdram" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at de0_lite.vhd(106): object "state" assigned a value but never read File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 106
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(118): used implicit default value for signal "ddata_r_uart" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 118
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(119): used implicit default value for signal "ddata_r_adc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 119
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(120): used implicit default value for signal "ddata_r_i2c" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 120
Warning (10541): VHDL Signal Declaration warning at de0_lite.vhd(151): used implicit default value for signal "ddata_r_stepmot" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 151
Warning (10873): Using initial value X (don't care) for net "LEDR[8]" at de0_lite.vhd(51) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 51
Warning (10873): Using initial value X (don't care) for net "gpio_input[31..4]" at de0_lite.vhd(110) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 110
Warning (10873): Using initial value X (don't care) for net "interrupts[31]" at de0_lite.vhd(130) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "interrupts[17..0]" at de0_lite.vhd(130) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "probe[32]" at de0_lite.vhd(150) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 150
Info (12128): Elaborating entity "in_system_probe" for hierarchy "in_system_probe:u0" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 163
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/in_system_probe.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "64"
    Info (12134): Parameter "source_width" = "64"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 564
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "in_system_probe:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 179
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd Line: 149
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "iram_quartus" for hierarchy "iram_quartus:iram_quartus_inst" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 189
Info (12128): Elaborating entity "altsyncram" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd Line: 64
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../software/dig_filt/quartus_main_fir_filt.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bm14.tdf
    Info (12023): Found entity 1: altsyncram_bm14 File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bm14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bm14" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhv2.tdf
    Info (12023): Found entity 1: altsyncram_bhv2 File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bhv2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bhv2" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|altsyncram_bhv2:altsyncram1" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bm14.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bm14.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bm14.tdf Line: 39
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_bm14.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_bm14:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "instructionbusmux" for hierarchy "instructionbusmux:instr_mux" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 201
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:dmem" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 211
Info (12128): Elaborating entity "databusmux" for hierarchy "databusmux:datamux" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 232
Info (12128): Elaborating entity "core" for hierarchy "core:myRiscv" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 243
Info (12128): Elaborating entity "csr" for hierarchy "core:myRiscv|csr:ins_csr" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 194
Info (12128): Elaborating entity "iregister" for hierarchy "core:myRiscv|iregister:ins_register" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 211
Info (12128): Elaborating entity "register_file" for hierarchy "core:myRiscv|register_file:registers" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 228
Info (12128): Elaborating entity "decoder" for hierarchy "core:myRiscv|decoder:decoder0" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 255
Warning (10873): Using initial value X (don't care) for net "dmemory.bus_lag" at decoder.vhd(15) File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd Line: 15
Info (12128): Elaborating entity "ULA" for hierarchy "core:myRiscv|ULA:alu_0" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 276
Info (12128): Elaborating entity "M" for hierarchy "core:myRiscv|M:M_0" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd Line: 292
Info (12128): Elaborating entity "quick_naive" for hierarchy "core:myRiscv|M:M_0|quick_naive:quick_div_signed" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd Line: 59
Info (12128): Elaborating entity "iodatabusmux" for hierarchy "iodatabusmux:io_data_bus_mux" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 266
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:generic_gpio" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 282
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:timer" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 299
Warning (10036): Verilog HDL or VHDL warning at Timer.vhd(29): object "internal_counter_direction" assigned a value but never read File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd Line: 29
Info (12128): Elaborating entity "led_displays" for hierarchy "led_displays:generic_displays" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 317
Info (12128): Elaborating entity "dig_filt" for hierarchy "dig_filt:dig_fil" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 339
Warning (10492): VHDL Process Statement warning at dig_filt.vhd(103): signal "data_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd Line: 103
Info (12128): Elaborating entity "fir_filt" for hierarchy "fir_filt:fir_filt" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 353
Warning (10036): Verilog HDL or VHDL warning at fir_filt.vhd(53): object "data_reset" assigned a value but never read File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd Line: 53
Warning (10631): VHDL Process Statement warning at fir_filt.vhd(61): inferring latch(es) for signal or variable "data_ena", which holds its previous value in one or more paths through the process File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd Line: 61
Error (10344): VHDL expression error at fir_filt.vhd(109): expression has 64 elements, but must have 32 elements File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/fir_filt.vhd Line: 109
Error (12152): Can't elaborate user hierarchy "fir_filt:fir_filt" File: D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd Line: 353
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings
    Error: Peak virtual memory: 4807 megabytes
    Error: Processing ended: Mon Mar 07 01:03:51 2022
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:46


