
SchuylerBoardTest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000059a  00800200  00002d82  00002e16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000138  0080079a  0080079a  000033b0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000033b0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000340c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000560  00000000  00000000  0000344c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000550b  00000000  00000000  000039ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002422  00000000  00000000  00008eb7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003299  00000000  00000000  0000b2d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000f04  00000000  00000000  0000e574  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000012fd  00000000  00000000  0000f478  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002beb  00000000  00000000  00010775  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000460  00000000  00000000  00013360  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4f c1       	rjmp	.+670    	; 0x2a0 <__ctors_end>
       2:	00 00       	nop
       4:	6e c1       	rjmp	.+732    	; 0x2e2 <__bad_interrupt>
       6:	00 00       	nop
       8:	6c c1       	rjmp	.+728    	; 0x2e2 <__bad_interrupt>
       a:	00 00       	nop
       c:	6a c1       	rjmp	.+724    	; 0x2e2 <__bad_interrupt>
       e:	00 00       	nop
      10:	68 c1       	rjmp	.+720    	; 0x2e2 <__bad_interrupt>
      12:	00 00       	nop
      14:	66 c1       	rjmp	.+716    	; 0x2e2 <__bad_interrupt>
      16:	00 00       	nop
      18:	64 c1       	rjmp	.+712    	; 0x2e2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	62 c1       	rjmp	.+708    	; 0x2e2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	19 c3       	rjmp	.+1586   	; 0x654 <__vector_8>
      22:	00 00       	nop
      24:	5e c1       	rjmp	.+700    	; 0x2e2 <__bad_interrupt>
      26:	00 00       	nop
      28:	5c c1       	rjmp	.+696    	; 0x2e2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	5a c1       	rjmp	.+692    	; 0x2e2 <__bad_interrupt>
      2e:	00 00       	nop
      30:	58 c1       	rjmp	.+688    	; 0x2e2 <__bad_interrupt>
      32:	00 00       	nop
      34:	19 c3       	rjmp	.+1586   	; 0x668 <__vector_13>
      36:	00 00       	nop
      38:	54 c1       	rjmp	.+680    	; 0x2e2 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	52 c1       	rjmp	.+676    	; 0x2e2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	50 c1       	rjmp	.+672    	; 0x2e2 <__bad_interrupt>
      42:	00 00       	nop
      44:	4e c1       	rjmp	.+668    	; 0x2e2 <__bad_interrupt>
      46:	00 00       	nop
      48:	4c c1       	rjmp	.+664    	; 0x2e2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	4a c1       	rjmp	.+660    	; 0x2e2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	48 c1       	rjmp	.+656    	; 0x2e2 <__bad_interrupt>
      52:	00 00       	nop
      54:	46 c1       	rjmp	.+652    	; 0x2e2 <__bad_interrupt>
      56:	00 00       	nop
      58:	44 c1       	rjmp	.+648    	; 0x2e2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	42 c1       	rjmp	.+644    	; 0x2e2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	40 c1       	rjmp	.+640    	; 0x2e2 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 0d 0e 	jmp	0x1c1a	; 0x1c1a <__vector_25>
      68:	3c c1       	rjmp	.+632    	; 0x2e2 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	3a c1       	rjmp	.+628    	; 0x2e2 <__bad_interrupt>
      6e:	00 00       	nop
      70:	38 c1       	rjmp	.+624    	; 0x2e2 <__bad_interrupt>
      72:	00 00       	nop
      74:	84 c4       	rjmp	.+2312   	; 0x97e <__vector_29>
      76:	00 00       	nop
      78:	34 c1       	rjmp	.+616    	; 0x2e2 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	32 c1       	rjmp	.+612    	; 0x2e2 <__bad_interrupt>
      7e:	00 00       	nop
      80:	30 c1       	rjmp	.+608    	; 0x2e2 <__bad_interrupt>
      82:	00 00       	nop
      84:	2e c1       	rjmp	.+604    	; 0x2e2 <__bad_interrupt>
      86:	00 00       	nop
      88:	2c c1       	rjmp	.+600    	; 0x2e2 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	2a c1       	rjmp	.+596    	; 0x2e2 <__bad_interrupt>
      8e:	00 00       	nop
      90:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__vector_36>
      94:	26 c1       	rjmp	.+588    	; 0x2e2 <__bad_interrupt>
      96:	00 00       	nop
      98:	24 c1       	rjmp	.+584    	; 0x2e2 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	22 c1       	rjmp	.+580    	; 0x2e2 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	20 c1       	rjmp	.+576    	; 0x2e2 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	1e c1       	rjmp	.+572    	; 0x2e2 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	1c c1       	rjmp	.+568    	; 0x2e2 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	1a c1       	rjmp	.+564    	; 0x2e2 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	18 c1       	rjmp	.+560    	; 0x2e2 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	16 c1       	rjmp	.+556    	; 0x2e2 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	14 c1       	rjmp	.+552    	; 0x2e2 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	12 c1       	rjmp	.+548    	; 0x2e2 <__bad_interrupt>
      be:	00 00       	nop
      c0:	10 c1       	rjmp	.+544    	; 0x2e2 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	0e c1       	rjmp	.+540    	; 0x2e2 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	0c c1       	rjmp	.+536    	; 0x2e2 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	0a c1       	rjmp	.+532    	; 0x2e2 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	08 c1       	rjmp	.+528    	; 0x2e2 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	06 c1       	rjmp	.+524    	; 0x2e2 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	04 c1       	rjmp	.+520    	; 0x2e2 <__bad_interrupt>
      da:	00 00       	nop
      dc:	02 c1       	rjmp	.+516    	; 0x2e2 <__bad_interrupt>
      de:	00 00       	nop
      e0:	00 c1       	rjmp	.+512    	; 0x2e2 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2332>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__c.2046>:
     1e6:	75 6e 6b 6e 6f 77 6e 20 41 44 43 32 35 31 38 20     unknown ADC2518 
     1f6:	6f 73 63 69 6c 61 74 6f 72 53 70 65 65 64 0a 00     oscilatorSpeed..

00000206 <__c.2037>:
     206:	4f 53 52 3a 20 6c 6f 67 32 73 61 6d 70 6c 65 73     OSR: log2samples
     216:	20 3e 20 37 00                                       > 7.

0000021b <__c.2082>:
     21b:	0a 00                                               ..

0000021d <__c.2077>:
     21d:	25 64 20 00                                         %d .

00000221 <__c.2071>:
     221:	45 52 52 4f 52 3a 20 4e 6f 20 41 44 43 20 43 68     ERROR: No ADC Ch
     231:	61 6e 6e 65 6c 73 20 61 63 74 69 76 65 0a 00        annels active..

00000240 <__c.2042>:
     240:	0a 53 74 61 6c 65 20 50 72 65 73 73 75 72 65 20     .Stale Pressure 
     250:	49 6e 74 65 72 6e 61 6c 20 46 61 75 6c 74 20 25     Internal Fault %
     260:	64 0a 00                                            d..

00000263 <__c.2040>:
     263:	0a 53 74 61 6c 65 20 50 72 65 73 73 75 72 65 20     .Stale Pressure 
     273:	52 65 61 64 69 6e 67 20 25 64 0a 00                 Reading %d..

0000027f <__c.2038>:
     27f:	0a 53 65 6e 73 6f 72 20 25 64 20 69 6e 20 50 72     .Sensor %d in Pr
     28f:	6f 67 72 61 6d 6d 69 6e 67 20 4d 6f 64 65 0a 00     ogramming Mode..
	...

000002a0 <__ctors_end>:
     2a0:	11 24       	eor	r1, r1
     2a2:	1f be       	out	0x3f, r1	; 63
     2a4:	cf ef       	ldi	r28, 0xFF	; 255
     2a6:	d1 e2       	ldi	r29, 0x21	; 33
     2a8:	de bf       	out	0x3e, r29	; 62
     2aa:	cd bf       	out	0x3d, r28	; 61
     2ac:	00 e0       	ldi	r16, 0x00	; 0
     2ae:	0c bf       	out	0x3c, r16	; 60

000002b0 <__do_copy_data>:
     2b0:	17 e0       	ldi	r17, 0x07	; 7
     2b2:	a0 e0       	ldi	r26, 0x00	; 0
     2b4:	b2 e0       	ldi	r27, 0x02	; 2
     2b6:	e2 e8       	ldi	r30, 0x82	; 130
     2b8:	fd e2       	ldi	r31, 0x2D	; 45
     2ba:	00 e0       	ldi	r16, 0x00	; 0
     2bc:	0b bf       	out	0x3b, r16	; 59
     2be:	02 c0       	rjmp	.+4      	; 0x2c4 <__do_copy_data+0x14>
     2c0:	07 90       	elpm	r0, Z+
     2c2:	0d 92       	st	X+, r0
     2c4:	aa 39       	cpi	r26, 0x9A	; 154
     2c6:	b1 07       	cpc	r27, r17
     2c8:	d9 f7       	brne	.-10     	; 0x2c0 <__do_copy_data+0x10>

000002ca <__do_clear_bss>:
     2ca:	28 e0       	ldi	r18, 0x08	; 8
     2cc:	aa e9       	ldi	r26, 0x9A	; 154
     2ce:	b7 e0       	ldi	r27, 0x07	; 7
     2d0:	01 c0       	rjmp	.+2      	; 0x2d4 <.do_clear_bss_start>

000002d2 <.do_clear_bss_loop>:
     2d2:	1d 92       	st	X+, r1

000002d4 <.do_clear_bss_start>:
     2d4:	a2 3d       	cpi	r26, 0xD2	; 210
     2d6:	b2 07       	cpc	r27, r18
     2d8:	e1 f7       	brne	.-8      	; 0x2d2 <.do_clear_bss_loop>
     2da:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <main>
     2de:	0c 94 bf 16 	jmp	0x2d7e	; 0x2d7e <_exit>

000002e2 <__bad_interrupt>:
     2e2:	8e ce       	rjmp	.-740    	; 0x0 <__vectors>

000002e4 <processCommand>:
	RS,RR   -- RH_T start conversion and Read
 */


void processCommand(void)
{
     2e4:	cf 93       	push	r28
     2e6:	df 93       	push	r29
		// else
		if (buf[0] == 'A')	{
     2e8:	c0 91 ac 08 	lds	r28, 0x08AC	; 0x8008ac <buf>
     2ec:	c1 34       	cpi	r28, 0x41	; 65
     2ee:	81 f5       	brne	.+96     	; 0x350 <processCommand+0x6c>
			if (buf[1] == 's')		ADC_rdSystemStatus();		
     2f0:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     2f4:	83 37       	cpi	r24, 0x73	; 115
     2f6:	11 f4       	brne	.+4      	; 0x2fc <processCommand+0x18>
     2f8:	20 d2       	rcall	.+1088   	; 0x73a <ADC_rdSystemStatus>
     2fa:	1b c0       	rjmp	.+54     	; 0x332 <processCommand+0x4e>
			else if (buf[1] == 'm')	ADC_manualMode();
     2fc:	8d 36       	cpi	r24, 0x6D	; 109
     2fe:	11 f4       	brne	.+4      	; 0x304 <processCommand+0x20>
     300:	84 d2       	rcall	.+1288   	; 0x80a <ADC_manualMode>
     302:	17 c0       	rjmp	.+46     	; 0x332 <processCommand+0x4e>
			else if (buf[1] == 'c')	ADC_ReadManualModeAnalogCh(buf[2] - '0');
     304:	83 36       	cpi	r24, 0x63	; 99
     306:	29 f4       	brne	.+10     	; 0x312 <processCommand+0x2e>
     308:	80 91 ae 08 	lds	r24, 0x08AE	; 0x8008ae <buf+0x2>
     30c:	80 53       	subi	r24, 0x30	; 48
     30e:	81 d2       	rcall	.+1282   	; 0x812 <ADC_ReadManualModeAnalogCh>
     310:	10 c0       	rjmp	.+32     	; 0x332 <processCommand+0x4e>
			else if (buf[1] == 'o')	ADC_OverSample(buf[2] - '0');   // oversample 2^N   N<7
     312:	8f 36       	cpi	r24, 0x6F	; 111
     314:	29 f4       	brne	.+10     	; 0x320 <processCommand+0x3c>
     316:	80 91 ae 08 	lds	r24, 0x08AE	; 0x8008ae <buf+0x2>
     31a:	80 53       	subi	r24, 0x30	; 48
     31c:	49 d2       	rcall	.+1170   	; 0x7b0 <ADC_OverSample>
     31e:	09 c0       	rjmp	.+18     	; 0x332 <processCommand+0x4e>
			else if (buf[1] == 'l')	ADC_OscSpeed(ADC2518_LowSpeedOSC);
     320:	8c 36       	cpi	r24, 0x6C	; 108
     322:	19 f4       	brne	.+6      	; 0x32a <processCommand+0x46>
     324:	81 e0       	ldi	r24, 0x01	; 1
     326:	55 d2       	rcall	.+1194   	; 0x7d2 <ADC_OscSpeed>
     328:	04 c0       	rjmp	.+8      	; 0x332 <processCommand+0x4e>
			else if (buf[1] == 'h')	ADC_OscSpeed(ADC2518_HiSpeedOSC);
     32a:	88 36       	cpi	r24, 0x68	; 104
     32c:	11 f4       	brne	.+4      	; 0x332 <processCommand+0x4e>
     32e:	80 e0       	ldi	r24, 0x00	; 0
     330:	50 d2       	rcall	.+1184   	; 0x7d2 <ADC_OscSpeed>
     332:	8c ea       	ldi	r24, 0xAC	; 172
			printf("cmd %s--", buf);
     334:	98 e0       	ldi	r25, 0x08	; 8
     336:	9f 93       	push	r25
     338:	8f 93       	push	r24
     33a:	8f e0       	ldi	r24, 0x0F	; 15
     33c:	92 e0       	ldi	r25, 0x02	; 2
     33e:	9f 93       	push	r25
     340:	8f 93       	push	r24
     342:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     346:	0f 90       	pop	r0
     348:	0f 90       	pop	r0
     34a:	0f 90       	pop	r0
     34c:	0f 90       	pop	r0
     34e:	7f c1       	rjmp	.+766    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		}
//		else if (buf[0] == 'F')	{
//			FETstate(buf[1] -'0', buf[2]-'0');
//		}	
		else if (buf[0] == 'p')		readABSPress(); 
     350:	c0 37       	cpi	r28, 0x70	; 112
     352:	11 f4       	brne	.+4      	; 0x358 <processCommand+0x74>
     354:	ff d4       	rcall	.+2558   	; 0xd54 <readABSPress>
     356:	7b c1       	rjmp	.+758    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		else if (buf[0] == 'P')		readDiffPress(); 
     358:	c0 35       	cpi	r28, 0x50	; 80
     35a:	11 f4       	brne	.+4      	; 0x360 <processCommand+0x7c>
     35c:	ed d4       	rcall	.+2522   	; 0xd38 <readDiffPress>
     35e:	77 c1       	rjmp	.+750    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     360:	68 e1       	ldi	r22, 0x18	; 24
		else if (strcmp(buf,"u47")==0)  readU47();
     362:	72 e0       	ldi	r23, 0x02	; 2
     364:	8c ea       	ldi	r24, 0xAC	; 172
     366:	98 e0       	ldi	r25, 0x08	; 8
     368:	0e 94 9a 15 	call	0x2b34	; 0x2b34 <strcmp>
     36c:	89 2b       	or	r24, r25
     36e:	11 f4       	brne	.+4      	; 0x374 <processCommand+0x90>
     370:	ff d4       	rcall	.+2558   	; 0xd70 <readU47>
     372:	6d c1       	rjmp	.+730    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     374:	cd 34       	cpi	r28, 0x4D	; 77

		else if (buf[0] == 'M')		getMuxConfiguration(); 
     376:	19 f4       	brne	.+6      	; 0x37e <processCommand+0x9a>
     378:	0e 94 b6 0a 	call	0x156c	; 0x156c <getMuxConfiguration>
     37c:	68 c1       	rjmp	.+720    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     37e:	c2 33       	cpi	r28, 0x32	; 50
		else if (buf[0] == '2')		setI2Cmux(atoi(buf+1));
     380:	39 f4       	brne	.+14     	; 0x390 <processCommand+0xac>
     382:	8d ea       	ldi	r24, 0xAD	; 173
     384:	98 e0       	ldi	r25, 0x08	; 8
     386:	0e 94 9a 14 	call	0x2934	; 0x2934 <atoi>
     38a:	0e 94 cd 0a 	call	0x159a	; 0x159a <setI2Cmux>
     38e:	5f c1       	rjmp	.+702    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		
		else if (buf[0] == 'R')	{
     390:	c2 35       	cpi	r28, 0x52	; 82
     392:	61 f4       	brne	.+24     	; 0x3ac <processCommand+0xc8>
			if (buf[1] == 'S') startRH_T_conversion();
     394:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     398:	83 35       	cpi	r24, 0x53	; 83
     39a:	09 f4       	brne	.+2      	; 0x39e <processCommand+0xba>
			if (buf[1] == 'R') readRH_T();
     39c:	f7 d4       	rcall	.+2542   	; 0xd8c <startRH_T_conversion>
     39e:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     3a2:	82 35       	cpi	r24, 0x52	; 82
     3a4:	09 f0       	breq	.+2      	; 0x3a8 <processCommand+0xc4>
     3a6:	53 c1       	rjmp	.+678    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3a8:	05 d5       	rcall	.+2570   	; 0xdb4 <readRH_T>
		}
		else if (buf[0] == 'r')		{ 
     3aa:	51 c1       	rjmp	.+674    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3ac:	c2 37       	cpi	r28, 0x72	; 114
			RTC_config();
     3ae:	11 f4       	brne	.+4      	; 0x3b4 <processCommand+0xd0>
     3b0:	73 d6       	rcall	.+3302   	; 0x1098 <RTC_config>
		}
		else if (buf[0] == 'a') {
     3b2:	4d c1       	rjmp	.+666    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3b4:	c1 36       	cpi	r28, 0x61	; 97
			if (  buf[1] == 'a' ) showActiveADCs();
     3b6:	79 f4       	brne	.+30     	; 0x3d6 <processCommand+0xf2>
     3b8:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     3bc:	81 36       	cpi	r24, 0x61	; 97
     3be:	11 f4       	brne	.+4      	; 0x3c4 <processCommand+0xe0>
			else if (  buf[1] == 's' ) startADCcycle();			
     3c0:	89 d2       	rcall	.+1298   	; 0x8d4 <showActiveADCs>
     3c2:	45 c1       	rjmp	.+650    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3c4:	83 37       	cpi	r24, 0x73	; 115
     3c6:	11 f4       	brne	.+4      	; 0x3cc <processCommand+0xe8>
     3c8:	88 d3       	rcall	.+1808   	; 0xada <startADCcycle>
			else if (  buf[1] == 'd' ) doAdc();			
     3ca:	41 c1       	rjmp	.+642    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3cc:	84 36       	cpi	r24, 0x64	; 100
     3ce:	09 f0       	breq	.+2      	; 0x3d2 <processCommand+0xee>
     3d0:	3e c1       	rjmp	.+636    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		}
		else if (buf[0] == 'F') {		
     3d2:	58 d3       	rcall	.+1712   	; 0xa84 <doAdc>
     3d4:	3c c1       	rjmp	.+632    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
			spi_FlashReadID();
     3d6:	c6 34       	cpi	r28, 0x46	; 70
     3d8:	11 f4       	brne	.+4      	; 0x3de <processCommand+0xfa>
     3da:	3d d6       	rcall	.+3194   	; 0x1056 <spi_FlashReadID>
/*			if (  buf[1] == 's' )       getFlashStatusReister();
			else if (  buf[1] == 'e' )  spi_FlashEnableWrite();
			else if (  buf[1] == 'd' ) spi_FlashDisableWrite();
*/			
		}
		else if (buf[0] == 'f') {
     3dc:	38 c1       	rjmp	.+624    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3de:	c6 36       	cpi	r28, 0x66	; 102
				if (  buf[1] == 's' ) FRAM_ReadStatusRegister();
     3e0:	a1 f4       	brne	.+40     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
     3e2:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     3e6:	83 37       	cpi	r24, 0x73	; 115
     3e8:	11 f4       	brne	.+4      	; 0x3ee <processCommand+0x10a>
     3ea:	99 d7       	rcall	.+3890   	; 0x131e <FRAM_ReadStatusRegister>
				else if (buf[1] == 'i') read_FRAM_DeviceID();
     3ec:	30 c1       	rjmp	.+608    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     3ee:	89 36       	cpi	r24, 0x69	; 105
     3f0:	11 f4       	brne	.+4      	; 0x3f6 <processCommand+0x112>
     3f2:	fc d7       	rcall	.+4088   	; 0x13ec <read_FRAM_DeviceID>
     3f4:	2c c1       	rjmp	.+600    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
				else if (buf[1] == 'j') wrFRAM();
     3f6:	8a 36       	cpi	r24, 0x6A	; 106
     3f8:	19 f4       	brne	.+6      	; 0x400 <__LOCK_REGION_LENGTH__>
     3fa:	0e 94 23 0a 	call	0x1446	; 0x1446 <wrFRAM>
     3fe:	27 c1       	rjmp	.+590    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
				else if (buf[1] == 'e') spi_FRAM_writeEnable();
     400:	85 36       	cpi	r24, 0x65	; 101
     402:	09 f0       	breq	.+2      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     404:	24 c1       	rjmp	.+584    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     406:	86 d7       	rcall	.+3852   	; 0x1314 <spi_FRAM_writeEnable>
     408:	22 c1       	rjmp	.+580    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     40a:	c3 37       	cpi	r28, 0x73	; 115
		}
		
		else if (buf[0] == 's') { framSaveSerialNumber(i); printf("~: %d\n",i++); }
     40c:	c1 f4       	brne	.+48     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     40e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
     412:	90 e0       	ldi	r25, 0x00	; 0
     414:	0e 94 66 0a 	call	0x14cc	; 0x14cc <framSaveSerialNumber>
     418:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
     41c:	91 e0       	ldi	r25, 0x01	; 1
     41e:	98 0f       	add	r25, r24
     420:	90 93 00 02 	sts	0x0200, r25	; 0x800200 <__DATA_REGION_ORIGIN__>
     424:	1f 92       	push	r1
     426:	8f 93       	push	r24
     428:	8c e1       	ldi	r24, 0x1C	; 28
     42a:	92 e0       	ldi	r25, 0x02	; 2
     42c:	9f 93       	push	r25
     42e:	8f 93       	push	r24
     430:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	08 c1       	rjmp	.+528    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		else if (buf[0] == 'n') framReadSerialNumber();
     43e:	ce 36       	cpi	r28, 0x6E	; 110
     440:	19 f4       	brne	.+6      	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
     442:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <framReadSerialNumber>
		else if (buf[0] == 'c') RTC_readCLKF();			
     446:	03 c1       	rjmp	.+518    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     448:	c3 36       	cpi	r28, 0x63	; 99
     44a:	11 f4       	brne	.+4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     44c:	6b d6       	rcall	.+3286   	; 0x1124 <RTC_readCLKF>
     44e:	ff c0       	rjmp	.+510    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		else if (buf[0] == 'e') {
     450:	c5 36       	cpi	r28, 0x65	; 101
			if (  buf[1] == '0'
     452:	51 f5       	brne	.+84     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     454:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
			   || buf[1] == '1' 
     458:	90 ed       	ldi	r25, 0xD0	; 208
		
		else if (buf[0] == 's') { framSaveSerialNumber(i); printf("~: %d\n",i++); }
		else if (buf[0] == 'n') framReadSerialNumber();
		else if (buf[0] == 'c') RTC_readCLKF();			
		else if (buf[0] == 'e') {
			if (  buf[1] == '0'
     45a:	98 0f       	add	r25, r24
     45c:	92 30       	cpi	r25, 0x02	; 2
			   || buf[1] == '1' 
			   || buf[1] == '4' )  {enableBuck014(); printf("bucks 0,1,4 (c,i,s1) enabled\n");}
     45e:	10 f0       	brcs	.+4      	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     460:	84 33       	cpi	r24, 0x34	; 52
     462:	29 f4       	brne	.+10     	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
     464:	78 d5       	rcall	.+2800   	; 0xf56 <enableBuck014>
     466:	83 e2       	ldi	r24, 0x23	; 35
     468:	92 e0       	ldi	r25, 0x02	; 2
     46a:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '2')  {enableBuck2(); printf("buck2 (Mod) enabled\n");}
     46e:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     472:	82 33       	cpi	r24, 0x32	; 50
     474:	29 f4       	brne	.+10     	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
     476:	7b d5       	rcall	.+2806   	; 0xf6e <enableBuck2>
     478:	80 e4       	ldi	r24, 0x40	; 64
     47a:	92 e0       	ldi	r25, 0x02	; 2
     47c:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '3')	{enableBuck3();  printf("buck4 (OptHtr) enabled\n");}
     480:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     484:	83 33       	cpi	r24, 0x33	; 51
     486:	29 f4       	brne	.+10     	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
     488:	7a d5       	rcall	.+2804   	; 0xf7e <enableBuck3>
     48a:	84 e5       	ldi	r24, 0x54	; 84
     48c:	92 e0       	ldi	r25, 0x02	; 2
     48e:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '5')	{enableBuck5(); printf("buck5 (spare2) enabled\n");}
     492:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     496:	85 33       	cpi	r24, 0x35	; 53
     498:	09 f0       	breq	.+2      	; 0x49c <__LOCK_REGION_LENGTH__+0x9c>
     49a:	d9 c0       	rjmp	.+434    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     49c:	78 d5       	rcall	.+2800   	; 0xf8e <enableBuck5>
     49e:	8b e6       	ldi	r24, 0x6B	; 107
     4a0:	92 e0       	ldi	r25, 0x02	; 2
     4a2:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
		}
		else if (buf[0] == 'd') {
     4a6:	d3 c0       	rjmp	.+422    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     4a8:	c4 36       	cpi	r28, 0x64	; 100
			if (buf[1] == '0')  {disableBuck014();printf("bucks 0,1,4 (c,i,s1) disabled\n");}
     4aa:	31 f5       	brne	.+76     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
     4ac:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     4b0:	80 33       	cpi	r24, 0x30	; 48
     4b2:	29 f4       	brne	.+10     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
     4b4:	56 d5       	rcall	.+2732   	; 0xf62 <disableBuck014>
     4b6:	82 e8       	ldi	r24, 0x82	; 130
     4b8:	92 e0       	ldi	r25, 0x02	; 2
     4ba:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '2')  {disableBuck2();printf("buck2 (Mod) disabled\n");}
     4be:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     4c2:	82 33       	cpi	r24, 0x32	; 50
     4c4:	29 f4       	brne	.+10     	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4c6:	57 d5       	rcall	.+2734   	; 0xf76 <disableBuck2>
     4c8:	80 ea       	ldi	r24, 0xA0	; 160
     4ca:	92 e0       	ldi	r25, 0x02	; 2
     4cc:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '3')	{disableBuck3();printf("buck3 (OptHtr) disabled\n");}
     4d0:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     4d4:	83 33       	cpi	r24, 0x33	; 51
     4d6:	29 f4       	brne	.+10     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
     4d8:	56 d5       	rcall	.+2732   	; 0xf86 <disableBuck3>
     4da:	85 eb       	ldi	r24, 0xB5	; 181
     4dc:	92 e0       	ldi	r25, 0x02	; 2
     4de:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (buf[1] == '5')	{disableBuck5();printf("buck5 (Spare2) disabled\n");}
     4e2:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     4e6:	85 33       	cpi	r24, 0x35	; 53
     4e8:	09 f0       	breq	.+2      	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
     4ea:	b1 c0       	rjmp	.+354    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     4ec:	56 d5       	rcall	.+2732   	; 0xf9a <disableBuck5>
     4ee:	8d ec       	ldi	r24, 0xCD	; 205
     4f0:	92 e0       	ldi	r25, 0x02	; 2
     4f2:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
     4f6:	ab c0       	rjmp	.+342    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		}

		else if (buf[0] == 'o') {
     4f8:	cf 36       	cpi	r28, 0x6F	; 111
     4fa:	e9 f4       	brne	.+58     	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
			uint16_t v = (buf[1]-'0') *511;
     4fc:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	c0 97       	sbiw	r24, 0x30	; 48
     504:	2f ef       	ldi	r18, 0xFF	; 255
     506:	31 e0       	ldi	r19, 0x01	; 1
     508:	82 9f       	mul	r24, r18
     50a:	e0 01       	movw	r28, r0
     50c:	83 9f       	mul	r24, r19
     50e:	d0 0d       	add	r29, r0
     510:	92 9f       	mul	r25, r18
     512:	d0 0d       	add	r29, r0
     514:	11 24       	eor	r1, r1
			if (v>=0 || v< 4096) spi_OpticsDAC_BroadCast(v);   // 511*8  *   = 4088  --> 4.99V ;  1 --> 0.623V; 2-> 1.246V etc.
     516:	8c 2f       	mov	r24, r28
     518:	9d 2f       	mov	r25, r29
     51a:	d8 d6       	rcall	.+3504   	; 0x12cc <spi_OpticsDAC_BroadCast>
     51c:	df 93       	push	r29
			else printf("incorrect input o0 to o8\n");
			printf("v= %d\n", v);
     51e:	cf 93       	push	r28
     520:	85 ee       	ldi	r24, 0xE5	; 229
     522:	92 e0       	ldi	r25, 0x02	; 2
     524:	9f 93       	push	r25
     526:	8f 93       	push	r24
     528:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	0f 90       	pop	r0
     534:	8c c0       	rjmp	.+280    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		}
		else if (buf[0] == 'O') {
     536:	cf 34       	cpi	r28, 0x4F	; 79
     538:	d9 f4       	brne	.+54     	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
			uint8_t ch = (buf[1]-'0');
     53a:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     53e:	80 53       	subi	r24, 0x30	; 48
			if (ch <8){
     540:	88 30       	cpi	r24, 0x08	; 8
     542:	08 f0       	brcs	.+2      	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
     544:	84 c0       	rjmp	.+264    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
				uint16_t v = buf[2]-'0' * 511;
     546:	c0 91 ae 08 	lds	r28, 0x08AE	; 0x8008ae <buf+0x2>
     54a:	d0 e0       	ldi	r29, 0x00	; 0
     54c:	c0 5d       	subi	r28, 0xD0	; 208
     54e:	df 45       	sbci	r29, 0x5F	; 95
				if (v>=0 || v< 4096) spi_OpticsDAC(ch,v);   
     550:	6c 2f       	mov	r22, r28
     552:	7d 2f       	mov	r23, r29
     554:	84 d6       	rcall	.+3336   	; 0x125e <spi_OpticsDAC>
     556:	df 93       	push	r29
				else printf("incorrect input: Ocv  0<=c<=7; 0<=V<=0\n");
				printf("v= 0x%X\n", v);
     558:	cf 93       	push	r28
     55a:	8c ee       	ldi	r24, 0xEC	; 236
     55c:	92 e0       	ldi	r25, 0x02	; 2
     55e:	9f 93       	push	r25
     560:	8f 93       	push	r24
     562:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
     56e:	6f c0       	rjmp	.+222    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>

			}
		}
		else if (buf[0] == 'b') {
     570:	c2 36       	cpi	r28, 0x62	; 98
     572:	01 f5       	brne	.+64     	; 0x5b4 <__LOCK_REGION_LENGTH__+0x1b4>
			printf("WTF\n");
     574:	85 ef       	ldi	r24, 0xF5	; 245
     576:	92 e0       	ldi	r25, 0x02	; 2
     578:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			uint16_t v = ((uint16_t)(buf[1]-'0')) * 511;
     57c:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	c0 97       	sbiw	r24, 0x30	; 48
     584:	2f ef       	ldi	r18, 0xFF	; 255
     586:	31 e0       	ldi	r19, 0x01	; 1
     588:	82 9f       	mul	r24, r18
     58a:	e0 01       	movw	r28, r0
     58c:	83 9f       	mul	r24, r19
     58e:	d0 0d       	add	r29, r0
     590:	92 9f       	mul	r25, r18
     592:	d0 0d       	add	r29, r0
     594:	11 24       	eor	r1, r1
			if (v>=0 || v< 4096) spi_OpticsBuckCtl_BroadCast(v);   // 511*8  *   = 4088  --> 4.99V ;  1 --> 0.623V; 2-> 1.246V etc.
     596:	ce 01       	movw	r24, r28
     598:	ab d6       	rcall	.+3414   	; 0x12f0 <spi_OpticsBuckCtl_BroadCast>
     59a:	df 93       	push	r29
			else printf("incorrect input o0 to o8\n");
			printf("v= %d\n", v);
     59c:	cf 93       	push	r28
     59e:	85 ee       	ldi	r24, 0xE5	; 229
     5a0:	92 e0       	ldi	r25, 0x02	; 2
     5a2:	9f 93       	push	r25
     5a4:	8f 93       	push	r24
     5a6:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     5aa:	0f 90       	pop	r0
     5ac:	0f 90       	pop	r0
     5ae:	0f 90       	pop	r0
     5b0:	0f 90       	pop	r0
     5b2:	4d c0       	rjmp	.+154    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
		}
		else if (buf[0] == 'B') {
     5b4:	c2 34       	cpi	r28, 0x42	; 66
     5b6:	19 f5       	brne	.+70     	; 0x5fe <__LOCK_REGION_LENGTH__+0x1fe>
			uint8_t ch = buf[1]-'0';
     5b8:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     5bc:	80 53       	subi	r24, 0x30	; 48
			if (ch <8){
     5be:	88 30       	cpi	r24, 0x08	; 8
     5c0:	08 f0       	brcs	.+2      	; 0x5c4 <__LOCK_REGION_LENGTH__+0x1c4>
     5c2:	45 c0       	rjmp	.+138    	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
				uint16_t v = ((uint16_t)(buf[2]-'0')) * 511;  
     5c4:	20 91 ae 08 	lds	r18, 0x08AE	; 0x8008ae <buf+0x2>
     5c8:	30 e0       	ldi	r19, 0x00	; 0
     5ca:	20 53       	subi	r18, 0x30	; 48
     5cc:	31 09       	sbc	r19, r1
     5ce:	4f ef       	ldi	r20, 0xFF	; 255
     5d0:	51 e0       	ldi	r21, 0x01	; 1
     5d2:	24 9f       	mul	r18, r20
     5d4:	e0 01       	movw	r28, r0
     5d6:	25 9f       	mul	r18, r21
     5d8:	d0 0d       	add	r29, r0
     5da:	34 9f       	mul	r19, r20
				if (v>=0 || v< 4096) spi_buckCtrlDac(ch,v);
     5dc:	d0 0d       	add	r29, r0
     5de:	11 24       	eor	r1, r1
     5e0:	be 01       	movw	r22, r28
				else printf("incorect input: Ocv  0<=c<=7; 0<=V<=0\n");
				printf("v= %d\n", v);
     5e2:	06 d6       	rcall	.+3084   	; 0x11f0 <spi_buckCtrlDac>
     5e4:	df 93       	push	r29
     5e6:	cf 93       	push	r28
     5e8:	85 ee       	ldi	r24, 0xE5	; 229
     5ea:	92 e0       	ldi	r25, 0x02	; 2
     5ec:	9f 93       	push	r25
     5ee:	8f 93       	push	r24
     5f0:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     5f4:	0f 90       	pop	r0
     5f6:	0f 90       	pop	r0
			}
		}
		else if (buf[0]=='w') {
     5f8:	0f 90       	pop	r0
     5fa:	0f 90       	pop	r0
			if (buf[1] == '1')  powerUpWickSensor();
     5fc:	28 c0       	rjmp	.+80     	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     5fe:	c7 37       	cpi	r28, 0x77	; 119
     600:	59 f4       	brne	.+22     	; 0x618 <__LOCK_REGION_LENGTH__+0x218>
     602:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     606:	81 33       	cpi	r24, 0x31	; 49
			if (buf[1] == '0') 	powerDownWickSensor();
     608:	09 f4       	brne	.+2      	; 0x60c <__LOCK_REGION_LENGTH__+0x20c>
     60a:	cd d4       	rcall	.+2458   	; 0xfa6 <powerUpWickSensor>
     60c:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     610:	80 33       	cpi	r24, 0x30	; 48
     612:	e9 f4       	brne	.+58     	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     614:	cc d4       	rcall	.+2456   	; 0xfae <powerDownWickSensor>
		}
		
		else if (buf[0]=='m') {
     616:	1b c0       	rjmp	.+54     	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     618:	cd 36       	cpi	r28, 0x6D	; 109
				if (buf[1] == '1')  selectSDcard();
     61a:	59 f4       	brne	.+22     	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
     61c:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     620:	81 33       	cpi	r24, 0x31	; 49
     622:	09 f4       	brne	.+2      	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
     624:	0c d5       	rcall	.+2584   	; 0x103e <selectSDcard>
				if (buf[1] == '0') 	deSelectSDcard();	
     626:	80 91 ad 08 	lds	r24, 0x08AD	; 0x8008ad <buf+0x1>
     62a:	80 33       	cpi	r24, 0x30	; 48
     62c:	81 f4       	brne	.+32     	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     62e:	0d d5       	rcall	.+2586   	; 0x104a <deSelectSDcard>
     630:	0e c0       	rjmp	.+28     	; 0x64e <__LOCK_REGION_LENGTH__+0x24e>
     632:	8c ea       	ldi	r24, 0xAC	; 172
		}
		else printf("\nno cmd:%s \n", buf);
     634:	98 e0       	ldi	r25, 0x08	; 8
     636:	9f 93       	push	r25
     638:	8f 93       	push	r24
     63a:	89 ef       	ldi	r24, 0xF9	; 249
     63c:	92 e0       	ldi	r25, 0x02	; 2
     63e:	9f 93       	push	r25
     640:	8f 93       	push	r24
     642:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     646:	0f 90       	pop	r0
     648:	0f 90       	pop	r0
     64a:	0f 90       	pop	r0
     64c:	0f 90       	pop	r0
     64e:	df 91       	pop	r29
		
				
}
     650:	cf 91       	pop	r28
     652:	08 95       	ret

00000654 <__vector_8>:
	
}


SIGNAL(INT7_vect)
{
     654:	1f 92       	push	r1
     656:	0f 92       	push	r0
     658:	0f b6       	in	r0, 0x3f	; 63
     65a:	0f 92       	push	r0
     65c:	11 24       	eor	r1, r1
		ms_twiCount++;
	}

	ENABLE_INTERRUPTS;
	*/
}
     65e:	0f 90       	pop	r0
     660:	0f be       	out	0x3f, r0	; 63
     662:	0f 90       	pop	r0
     664:	1f 90       	pop	r1
     666:	18 95       	reti

00000668 <__vector_13>:

SIGNAL(TIMER2_COMPA_vect)
{
     668:	1f 92       	push	r1
     66a:	0f 92       	push	r0
     66c:	0f b6       	in	r0, 0x3f	; 63
     66e:	0f 92       	push	r0
     670:	11 24       	eor	r1, r1
     672:	2f 93       	push	r18
     674:	8f 93       	push	r24
     676:	9f 93       	push	r25
	// dead time count
		DISABLE_INTERRUPTS;
     678:	8f b7       	in	r24, 0x3f	; 63
     67a:	8f 77       	andi	r24, 0x7F	; 127
     67c:	8f bf       	out	0x3f, r24	; 63
		PORTC ^= _BV(PC7);
     67e:	88 b1       	in	r24, 0x08	; 8
     680:	80 58       	subi	r24, 0x80	; 128
     682:	88 b9       	out	0x08, r24	; 8

		counter1024Hz++;
     684:	80 91 9e 07 	lds	r24, 0x079E	; 0x80079e <counter1024Hz>
     688:	90 91 9f 07 	lds	r25, 0x079F	; 0x80079f <counter1024Hz+0x1>
     68c:	01 96       	adiw	r24, 0x01	; 1
     68e:	90 93 9f 07 	sts	0x079F, r25	; 0x80079f <counter1024Hz+0x1>
     692:	80 93 9e 07 	sts	0x079E, r24	; 0x80079e <counter1024Hz>

		if (counter1024Hz == 512) {
     696:	80 91 9e 07 	lds	r24, 0x079E	; 0x80079e <counter1024Hz>
     69a:	90 91 9f 07 	lds	r25, 0x079F	; 0x80079f <counter1024Hz+0x1>
     69e:	81 15       	cp	r24, r1
     6a0:	92 40       	sbci	r25, 0x02	; 2
     6a2:	19 f4       	brne	.+6      	; 0x6aa <__vector_13+0x42>
			halfSecFlag = 1;
     6a4:	81 e0       	ldi	r24, 0x01	; 1
     6a6:	80 93 9c 07 	sts	0x079C, r24	; 0x80079c <halfSecFlag>
		}

		if (counter1024Hz > 1023) {
     6aa:	80 91 9e 07 	lds	r24, 0x079E	; 0x80079e <counter1024Hz>
     6ae:	90 91 9f 07 	lds	r25, 0x079F	; 0x80079f <counter1024Hz+0x1>
     6b2:	81 15       	cp	r24, r1
     6b4:	94 40       	sbci	r25, 0x04	; 4
     6b6:	a8 f0       	brcs	.+42     	; 0x6e2 <__vector_13+0x7a>
			counter1024Hz -=1024;
     6b8:	80 91 9e 07 	lds	r24, 0x079E	; 0x80079e <counter1024Hz>
     6bc:	90 91 9f 07 	lds	r25, 0x079F	; 0x80079f <counter1024Hz+0x1>
     6c0:	94 50       	subi	r25, 0x04	; 4
     6c2:	90 93 9f 07 	sts	0x079F, r25	; 0x80079f <counter1024Hz+0x1>
     6c6:	80 93 9e 07 	sts	0x079E, r24	; 0x80079e <counter1024Hz>
			oneSecFlag = 1;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	80 93 9d 07 	sts	0x079D, r24	; 0x80079d <oneSecFlag>
			ms_twiCount++;
     6d0:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
     6d4:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
     6d8:	01 96       	adiw	r24, 0x01	; 1
     6da:	90 93 9b 07 	sts	0x079B, r25	; 0x80079b <__data_end+0x1>
     6de:	80 93 9a 07 	sts	0x079A, r24	; 0x80079a <__data_end>
		}

		ENABLE_INTERRUPTS;
     6e2:	78 94       	sei


	
}
     6e4:	9f 91       	pop	r25
     6e6:	8f 91       	pop	r24
     6e8:	2f 91       	pop	r18
     6ea:	0f 90       	pop	r0
     6ec:	0f be       	out	0x3f, r0	; 63
     6ee:	0f 90       	pop	r0
     6f0:	1f 90       	pop	r1
     6f2:	18 95       	reti

000006f4 <init_timer2>:


// Set up  deadtime sample frequency to generate an inturrupt.
void init_timer2(void)
{
	printf("initializing timer2\n");
     6f4:	86 e0       	ldi	r24, 0x06	; 6
     6f6:	93 e0       	ldi	r25, 0x03	; 3
     6f8:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	CLKPR = 0x80;  //Make sure we don't have the fuse bits lowering the clock frequency
     6fc:	80 e8       	ldi	r24, 0x80	; 128
     6fe:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <__TEXT_REGION_LENGTH__+0x7c0061>
	TCCR2A  =  (_BV(WGM21));   //CTC mode
     702:	82 e0       	ldi	r24, 0x02	; 2
     704:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
	TCCR2B  =  (_BV(CS22) );   // divide by 64
     708:	84 e0       	ldi	r24, 0x04	; 4
     70a:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7c00b1>
	OCR2A   = 224;   // with prescale = 1  Freq = 14745600/ (2 * 64 * (224 + 1)) = 512 Hz, but inturrept generated every compare match so Freq = 1024 Hz
     70e:	80 ee       	ldi	r24, 0xE0	; 224
     710:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7c00b3>
	
//	TCCR2B  =  (_BV(CS20) );  // divide by 1
//	OCR2A   = 127;   // with prescale = 1  Freq = 14745600/ (2 * (127 + 1)) = 57600 KHz, but inturrept generated every compare match so Freq = 115,200 Hz?

	
	TCNT2  = 0;
     714:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7c00b2>
	TIMSK2 |= 2; // Set mode OCIE2A    enable Timer 2 output compare interrupt
     718:	e0 e7       	ldi	r30, 0x70	; 112
     71a:	f0 e0       	ldi	r31, 0x00	; 0
     71c:	80 81       	ld	r24, Z
     71e:	82 60       	ori	r24, 0x02	; 2
     720:	80 83       	st	Z, r24
     722:	08 95       	ret

00000724 <init_CountersIimers>:



void init_CountersIimers(void)
{
	init_timer2();
     724:	e7 df       	rcall	.-50     	; 0x6f4 <init_timer2>
	EICRB = _BV(ISC71) | _BV(ISC70);  //  INT7 --interupt on rising edge. ()   RTC input
     726:	80 ec       	ldi	r24, 0xC0	; 192
     728:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x7c006a>
	EIMSK = _BV(INT7);                //  Enable int7                          RTC input
     72c:	80 e8       	ldi	r24, 0x80	; 128
     72e:	8d bb       	out	0x1d, r24	; 29
	printf("in init counters and timers\n");
     730:	8a e1       	ldi	r24, 0x1A	; 26
     732:	93 e0       	ldi	r25, 0x03	; 3
     734:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <puts>
     738:	08 95       	ret

0000073a <ADC_rdSystemStatus>:
	ADC_RegisterWrite(OSR_CFG, log2Samples);
}

void ADC_CalibrateOffset(uint8_t log2Samples)   
{
	ADC_RegisterWrite(GENERAL_CFG, 0x020);
     73a:	60 e0       	ldi	r22, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	c9 d3       	rcall	.+1938   	; 0xed2 <ADC_RegisterRead>
     740:	1f 92       	push	r1
     742:	8f 93       	push	r24
     744:	86 e3       	ldi	r24, 0x36	; 54
     746:	93 e0       	ldi	r25, 0x03	; 3
     748:	9f 93       	push	r25
     74a:	8f 93       	push	r24
     74c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     750:	0f 90       	pop	r0
     752:	0f 90       	pop	r0
     754:	0f 90       	pop	r0
     756:	0f 90       	pop	r0
     758:	08 95       	ret

0000075a <ADC_wrGPO>:
     75a:	cf 93       	push	r28
     75c:	df 93       	push	r29
     75e:	d8 2f       	mov	r29, r24
     760:	c6 2f       	mov	r28, r22
     762:	88 30       	cpi	r24, 0x08	; 8
     764:	10 f4       	brcc	.+4      	; 0x76a <ADC_wrGPO+0x10>
     766:	62 30       	cpi	r22, 0x02	; 2
     768:	40 f0       	brcs	.+16     	; 0x77a <ADC_wrGPO+0x20>
     76a:	88 e4       	ldi	r24, 0x48	; 72
     76c:	93 e0       	ldi	r25, 0x03	; 3
     76e:	9f 93       	push	r25
     770:	8f 93       	push	r24
     772:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     776:	0f 90       	pop	r0
     778:	0f 90       	pop	r0
     77a:	cc 23       	and	r28, r28
     77c:	31 f0       	breq	.+12     	; 0x78a <ADC_wrGPO+0x30>
     77e:	61 e0       	ldi	r22, 0x01	; 1
     780:	01 c0       	rjmp	.+2      	; 0x784 <ADC_wrGPO+0x2a>
     782:	66 0f       	add	r22, r22
     784:	da 95       	dec	r29
     786:	ea f7       	brpl	.-6      	; 0x782 <ADC_wrGPO+0x28>
     788:	01 c0       	rjmp	.+2      	; 0x78c <ADC_wrGPO+0x32>
     78a:	60 e0       	ldi	r22, 0x00	; 0
     78c:	8b e0       	ldi	r24, 0x0B	; 11
     78e:	92 d3       	rcall	.+1828   	; 0xeb4 <ADC_RegisterWrite>
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <initADC2518>:
     796:	60 e4       	ldi	r22, 0x40	; 64
     798:	85 e0       	ldi	r24, 0x05	; 5
     79a:	8c d3       	rcall	.+1816   	; 0xeb4 <ADC_RegisterWrite>
     79c:	60 e4       	ldi	r22, 0x40	; 64
     79e:	87 e0       	ldi	r24, 0x07	; 7
     7a0:	89 d3       	rcall	.+1810   	; 0xeb4 <ADC_RegisterWrite>
     7a2:	60 e4       	ldi	r22, 0x40	; 64
     7a4:	89 e0       	ldi	r24, 0x09	; 9
     7a6:	86 d3       	rcall	.+1804   	; 0xeb4 <ADC_RegisterWrite>
     7a8:	60 e0       	ldi	r22, 0x00	; 0
     7aa:	86 e0       	ldi	r24, 0x06	; 6
     7ac:	d6 cf       	rjmp	.-84     	; 0x75a <ADC_wrGPO>
     7ae:	08 95       	ret

000007b0 <ADC_OverSample>:
     7b0:	cf 93       	push	r28
     7b2:	c8 2f       	mov	r28, r24
     7b4:	88 30       	cpi	r24, 0x08	; 8
     7b6:	40 f0       	brcs	.+16     	; 0x7c8 <ADC_OverSample+0x18>
     7b8:	86 e0       	ldi	r24, 0x06	; 6
     7ba:	92 e0       	ldi	r25, 0x02	; 2
     7bc:	9f 93       	push	r25
     7be:	8f 93       	push	r24
     7c0:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     7c4:	0f 90       	pop	r0
     7c6:	0f 90       	pop	r0
     7c8:	6c 2f       	mov	r22, r28
     7ca:	83 e0       	ldi	r24, 0x03	; 3
     7cc:	73 d3       	rcall	.+1766   	; 0xeb4 <ADC_RegisterWrite>
     7ce:	cf 91       	pop	r28
     7d0:	08 95       	ret

000007d2 <ADC_OscSpeed>:
}



void ADC_OscSpeed(uint8_t speed)   
{
     7d2:	cf 93       	push	r28
     7d4:	c8 2f       	mov	r28, r24
	
	uint8_t opmode_cfg = ADC_RegisterRead(OPMODE_CFG, DUMMY_DATA);
     7d6:	60 e0       	ldi	r22, 0x00	; 0
     7d8:	84 e0       	ldi	r24, 0x04	; 4
     7da:	7b d3       	rcall	.+1782   	; 0xed2 <ADC_RegisterRead>
	
	if (speed == ADC2518_HiSpeedOSC)  opmode_cfg  &= ~_BV(OSC_SEL);
     7dc:	c1 11       	cpse	r28, r1
     7de:	03 c0       	rjmp	.+6      	; 0x7e6 <ADC_OscSpeed+0x14>
     7e0:	68 2f       	mov	r22, r24
     7e2:	6f 7e       	andi	r22, 0xEF	; 239
     7e4:	0e c0       	rjmp	.+28     	; 0x802 <ADC_OscSpeed+0x30>
	else if (speed == ADC2518_LowSpeedOSC)  opmode_cfg  |= _BV(OSC_SEL);
     7e6:	c1 30       	cpi	r28, 0x01	; 1
     7e8:	19 f4       	brne	.+6      	; 0x7f0 <ADC_OscSpeed+0x1e>
     7ea:	68 2f       	mov	r22, r24
     7ec:	60 61       	ori	r22, 0x10	; 16
     7ee:	09 c0       	rjmp	.+18     	; 0x802 <ADC_OscSpeed+0x30>
	else {
		printf_P(PSTR("unknown ADC2518 oscilatorSpeed\n"));
     7f0:	86 ee       	ldi	r24, 0xE6	; 230
     7f2:	91 e0       	ldi	r25, 0x01	; 1
     7f4:	9f 93       	push	r25
     7f6:	8f 93       	push	r24
     7f8:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
		return;
     7fc:	0f 90       	pop	r0
     7fe:	0f 90       	pop	r0
     800:	02 c0       	rjmp	.+4      	; 0x806 <ADC_OscSpeed+0x34>
	}
	ADC_RegisterWrite(OPMODE_CFG, opmode_cfg );
     802:	84 e0       	ldi	r24, 0x04	; 4
     804:	57 d3       	rcall	.+1710   	; 0xeb4 <ADC_RegisterWrite>
}
     806:	cf 91       	pop	r28
     808:	08 95       	ret

0000080a <ADC_manualMode>:

//sets manual mode  and converts channel 0, which is available on next read (use ADC_ReadManualModeAnalogCh()). 
void ADC_manualMode(void)
{
	ADC_RegisterWrite(SEQUENCE_CFG, 0); // manual mode	
     80a:	60 e0       	ldi	r22, 0x00	; 0
     80c:	80 e1       	ldi	r24, 0x10	; 16
     80e:	52 c3       	rjmp	.+1700   	; 0xeb4 <ADC_RegisterWrite>
     810:	08 95       	ret

00000812 <ADC_ReadManualModeAnalogCh>:
void ADC_manualMode(void);


//  Channel reads ~40mA with no current.
uint16_t ADC_ReadManualModeAnalogCh(uint8_t NextChannel)
{
     812:	1f 93       	push	r17
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
     818:	18 2f       	mov	r17, r24
	//	Manual mode should be selected first
	uint16_t adcRead = ADC_RegisterReadWrite(CHANNEL_SEL,  NextChannel);
     81a:	68 2f       	mov	r22, r24
     81c:	81 e1       	ldi	r24, 0x11	; 17
     81e:	71 d3       	rcall	.+1762   	; 0xf02 <ADC_RegisterReadWrite>
     820:	d8 2f       	mov	r29, r24
     822:	c9 2f       	mov	r28, r25
	printf ("channel = %u, adc = %X,  %u mA \n", NextChannel, adcRead, (uint16_t) (adcRead * 50000 / 4096.0) );
     824:	28 2f       	mov	r18, r24
     826:	39 2f       	mov	r19, r25
     828:	a0 e5       	ldi	r26, 0x50	; 80
     82a:	b3 ec       	ldi	r27, 0xC3	; 195
     82c:	0e 94 63 14 	call	0x28c6	; 0x28c6 <__umulhisi3>
     830:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <__floatsisf>
     834:	20 e0       	ldi	r18, 0x00	; 0
     836:	30 e0       	ldi	r19, 0x00	; 0
     838:	40 e8       	ldi	r20, 0x80	; 128
     83a:	59 e3       	ldi	r21, 0x39	; 57
     83c:	0e 94 33 10 	call	0x2066	; 0x2066 <__mulsf3>
     840:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <__fixunssfsi>
     844:	7f 93       	push	r23
     846:	6f 93       	push	r22
     848:	cf 93       	push	r28
     84a:	df 93       	push	r29
     84c:	1f 92       	push	r1
     84e:	1f 93       	push	r17
     850:	8f e5       	ldi	r24, 0x5F	; 95
     852:	93 e0       	ldi	r25, 0x03	; 3
     854:	9f 93       	push	r25
     856:	8f 93       	push	r24
     858:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
	return adcRead;
     85c:	8d b7       	in	r24, 0x3d	; 61
     85e:	9e b7       	in	r25, 0x3e	; 62
     860:	08 96       	adiw	r24, 0x08	; 8
     862:	0f b6       	in	r0, 0x3f	; 63
     864:	f8 94       	cli
     866:	9e bf       	out	0x3e, r25	; 62
     868:	0f be       	out	0x3f, r0	; 63
     86a:	8d bf       	out	0x3d, r24	; 61
}
     86c:	8d 2f       	mov	r24, r29
     86e:	9c 2f       	mov	r25, r28
     870:	df 91       	pop	r29
     872:	cf 91       	pop	r28
     874:	1f 91       	pop	r17
     876:	08 95       	ret

00000878 <nextADC>:
 ****************************/

// nextADC -- returns the next active channel--IT DOES NOT CHANGE THE ADC MUX

int8_t nextADC(int8_t current)
{
     878:	cf 93       	push	r28
     87a:	df 93       	push	r29
     87c:	c8 2f       	mov	r28, r24
	uint8_t next = current;
	uint8_t i=0;  // used to check maximum of 16 channels
     87e:	20 e0       	ldi	r18, 0x00	; 0
	while (i++<17) {
     880:	13 c0       	rjmp	.+38     	; 0x8a8 <nextADC+0x30>
		 ++next;
     882:	cf 5f       	subi	r28, 0xFF	; 255
		 next %= 16;  // roll over;
     884:	cf 70       	andi	r28, 0x0F	; 15
		 if (hdwConfig.activeADCs & (1<<next)){
     886:	20 91 1a 08 	lds	r18, 0x081A	; 0x80081a <hdwConfig>
     88a:	30 91 1b 08 	lds	r19, 0x081B	; 0x80081b <hdwConfig+0x1>
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	0c 2e       	mov	r0, r28
     894:	02 c0       	rjmp	.+4      	; 0x89a <nextADC+0x22>
     896:	88 0f       	add	r24, r24
     898:	99 1f       	adc	r25, r25
     89a:	0a 94       	dec	r0
     89c:	e2 f7       	brpl	.-8      	; 0x896 <nextADC+0x1e>
     89e:	82 23       	and	r24, r18
     8a0:	93 23       	and	r25, r19

int8_t nextADC(int8_t current)
{
	uint8_t next = current;
	uint8_t i=0;  // used to check maximum of 16 channels
	while (i++<17) {
     8a2:	2d 2f       	mov	r18, r29
		 ++next;
		 next %= 16;  // roll over;
		 if (hdwConfig.activeADCs & (1<<next)){
     8a4:	89 2b       	or	r24, r25
     8a6:	21 f4       	brne	.+8      	; 0x8b0 <nextADC+0x38>

int8_t nextADC(int8_t current)
{
	uint8_t next = current;
	uint8_t i=0;  // used to check maximum of 16 channels
	while (i++<17) {
     8a8:	d1 e0       	ldi	r29, 0x01	; 1
     8aa:	d2 0f       	add	r29, r18
     8ac:	21 31       	cpi	r18, 0x11	; 17
     8ae:	48 f3       	brcs	.-46     	; 0x882 <nextADC+0xa>
		 next %= 16;  // roll over;
		 if (hdwConfig.activeADCs & (1<<next)){
			 break;
		 }
	}
	if (i==17) {
     8b0:	d1 31       	cpi	r29, 0x11	; 17
     8b2:	41 f4       	brne	.+16     	; 0x8c4 <nextADC+0x4c>
	  printf_P(PSTR("ERROR: No ADC Channels active\n")); 		
     8b4:	81 e2       	ldi	r24, 0x21	; 33
     8b6:	92 e0       	ldi	r25, 0x02	; 2
     8b8:	9f 93       	push	r25
     8ba:	8f 93       	push	r24
     8bc:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     8c0:	0f 90       	pop	r0
     8c2:	0f 90       	pop	r0
	}
	return (i==17 ?  -1 : next);
     8c4:	d1 31       	cpi	r29, 0x11	; 17
     8c6:	11 f0       	breq	.+4      	; 0x8cc <nextADC+0x54>
     8c8:	8c 2f       	mov	r24, r28
     8ca:	01 c0       	rjmp	.+2      	; 0x8ce <nextADC+0x56>
     8cc:	8f ef       	ldi	r24, 0xFF	; 255
}
     8ce:	df 91       	pop	r29
     8d0:	cf 91       	pop	r28
     8d2:	08 95       	ret

000008d4 <showActiveADCs>:

// prints the active ADC channels.  Bits 0-15 correspond to ADC 0-15.


void showActiveADCs(void)
{
     8d4:	cf 93       	push	r28
	for (uint8_t i=0; i<16;i++){
     8d6:	c0 e0       	ldi	r28, 0x00	; 0
     8d8:	1d c0       	rjmp	.+58     	; 0x914 <showActiveADCs+0x40>
		if (hdwConfig.activeADCs & (1<<i)){
     8da:	20 91 1a 08 	lds	r18, 0x081A	; 0x80081a <hdwConfig>
     8de:	30 91 1b 08 	lds	r19, 0x081B	; 0x80081b <hdwConfig+0x1>
     8e2:	81 e0       	ldi	r24, 0x01	; 1
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	0c 2e       	mov	r0, r28
     8e8:	02 c0       	rjmp	.+4      	; 0x8ee <showActiveADCs+0x1a>
     8ea:	88 0f       	add	r24, r24
     8ec:	99 1f       	adc	r25, r25
     8ee:	0a 94       	dec	r0
     8f0:	e2 f7       	brpl	.-8      	; 0x8ea <showActiveADCs+0x16>
     8f2:	82 23       	and	r24, r18
     8f4:	93 23       	and	r25, r19
     8f6:	89 2b       	or	r24, r25
     8f8:	61 f0       	breq	.+24     	; 0x912 <showActiveADCs+0x3e>
			 printf_P(PSTR("%d "), i);
     8fa:	1f 92       	push	r1
     8fc:	cf 93       	push	r28
     8fe:	8d e1       	ldi	r24, 0x1D	; 29
     900:	92 e0       	ldi	r25, 0x02	; 2
     902:	9f 93       	push	r25
     904:	8f 93       	push	r24
     906:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     90a:	0f 90       	pop	r0
     90c:	0f 90       	pop	r0
     90e:	0f 90       	pop	r0
     910:	0f 90       	pop	r0
// prints the active ADC channels.  Bits 0-15 correspond to ADC 0-15.


void showActiveADCs(void)
{
	for (uint8_t i=0; i<16;i++){
     912:	cf 5f       	subi	r28, 0xFF	; 255
     914:	c0 31       	cpi	r28, 0x10	; 16
     916:	08 f3       	brcs	.-62     	; 0x8da <showActiveADCs+0x6>
		if (hdwConfig.activeADCs & (1<<i)){
			 printf_P(PSTR("%d "), i);
		}
	}
	printf_P(PSTR("\n"));
     918:	8b e1       	ldi	r24, 0x1B	; 27
     91a:	92 e0       	ldi	r25, 0x02	; 2
     91c:	9f 93       	push	r25
     91e:	8f 93       	push	r24
     920:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
	printf("active ADCs: 0x%02x\n", hdwConfig.activeADCs);
     924:	ea e1       	ldi	r30, 0x1A	; 26
     926:	f8 e0       	ldi	r31, 0x08	; 8
     928:	81 81       	ldd	r24, Z+1	; 0x01
     92a:	8f 93       	push	r24
     92c:	80 81       	ld	r24, Z
     92e:	8f 93       	push	r24
     930:	80 e8       	ldi	r24, 0x80	; 128
     932:	93 e0       	ldi	r25, 0x03	; 3
     934:	9f 93       	push	r25
     936:	8f 93       	push	r24
     938:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
}
     93c:	0f 90       	pop	r0
     93e:	0f 90       	pop	r0
     940:	0f 90       	pop	r0
     942:	0f 90       	pop	r0
     944:	0f 90       	pop	r0
     946:	0f 90       	pop	r0
     948:	cf 91       	pop	r28
     94a:	08 95       	ret

0000094c <incADC_MUX>:
int8_t incADC_MUX(int8_t channel)
{
  // channel is initially the last channel converted;
  // except first time through is set to 15 so it starts at channel 0;
  uint8_t next; 
  if ((next = nextADC(channel)) != -1) {  
     94c:	95 df       	rcall	.-214    	; 0x878 <nextADC>
	  ADMUX &= ~( _BV( MUX0) | _BV(MUX1) | _BV( MUX2) | _BV( MUX3) | _BV( MUX4) );  // clear lines MUX0 to MUX4.
     94e:	ec e7       	ldi	r30, 0x7C	; 124
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	90 81       	ld	r25, Z
     954:	90 7e       	andi	r25, 0xE0	; 224
     956:	90 83       	st	Z, r25
	  ADMUX |=   next & (_BV( MUX0) | _BV(MUX1) | _BV( MUX2));
     958:	90 81       	ld	r25, Z
     95a:	28 2f       	mov	r18, r24
     95c:	27 70       	andi	r18, 0x07	; 7
     95e:	92 2b       	or	r25, r18
     960:	90 83       	st	Z, r25
	  if (next & 0x08)   // if  (16 > i >= 8)  set MUX5 bit;
     962:	83 ff       	sbrs	r24, 3
     964:	06 c0       	rjmp	.+12     	; 0x972 <incADC_MUX+0x26>
		  ADCSRB |= _BV(MUX5);
     966:	eb e7       	ldi	r30, 0x7B	; 123
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	90 81       	ld	r25, Z
     96c:	98 60       	ori	r25, 0x08	; 8
     96e:	90 83       	st	Z, r25
     970:	08 95       	ret
	  else
		  ADCSRB &= ~_BV(MUX5);
     972:	eb e7       	ldi	r30, 0x7B	; 123
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	90 81       	ld	r25, Z
     978:	97 7f       	andi	r25, 0xF7	; 247
     97a:	90 83       	st	Z, r25
	
  }  

  return next;
}
     97c:	08 95       	ret

0000097e <__vector_29>:
/////////////////////////////////////////////////////////////////////////////



SIGNAL(ADC_vect) 
{ 
     97e:	1f 92       	push	r1
     980:	0f 92       	push	r0
     982:	0f b6       	in	r0, 0x3f	; 63
     984:	0f 92       	push	r0
     986:	11 24       	eor	r1, r1
     988:	0b b6       	in	r0, 0x3b	; 59
     98a:	0f 92       	push	r0
     98c:	2f 93       	push	r18
     98e:	3f 93       	push	r19
     990:	4f 93       	push	r20
     992:	5f 93       	push	r21
     994:	6f 93       	push	r22
     996:	7f 93       	push	r23
     998:	8f 93       	push	r24
     99a:	9f 93       	push	r25
     99c:	af 93       	push	r26
     99e:	bf 93       	push	r27
     9a0:	ef 93       	push	r30
     9a2:	ff 93       	push	r31
  //static uint8_t k=0;	
//  PORTJ ^=0x04;	
  static uint16_t numReadings=0;  
    
  adcReadings[currentADCchannel] +=  ADCL;  // lower byte of adc value;
     9a4:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
     9a8:	40 91 a2 07 	lds	r20, 0x07A2	; 0x8007a2 <currentADCchannel>
     9ac:	64 2f       	mov	r22, r20
     9ae:	04 2e       	mov	r0, r20
     9b0:	00 0c       	add	r0, r0
     9b2:	77 0b       	sbc	r23, r23
     9b4:	fb 01       	movw	r30, r22
     9b6:	ee 0f       	add	r30, r30
     9b8:	ff 1f       	adc	r31, r31
     9ba:	eb 55       	subi	r30, 0x5B	; 91
     9bc:	f8 4f       	sbci	r31, 0xF8	; 248
     9be:	80 81       	ld	r24, Z
     9c0:	91 81       	ldd	r25, Z+1	; 0x01
     9c2:	dc 01       	movw	r26, r24
     9c4:	a2 0f       	add	r26, r18
     9c6:	b1 1d       	adc	r27, r1
     9c8:	9d 01       	movw	r18, r26
     9ca:	b1 83       	std	Z+1, r27	; 0x01
     9cc:	a0 83       	st	Z, r26
  adcReadings[currentADCchannel] += ( (uint16_t) ADCH) << 8   ;   // upper byte of adc value;
     9ce:	a9 e7       	ldi	r26, 0x79	; 121
     9d0:	b0 e0       	ldi	r27, 0x00	; 0
     9d2:	9c 91       	ld	r25, X
     9d4:	89 2f       	mov	r24, r25
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	98 2f       	mov	r25, r24
     9da:	88 27       	eor	r24, r24
     9dc:	82 0f       	add	r24, r18
     9de:	93 1f       	adc	r25, r19
     9e0:	91 83       	std	Z+1, r25	; 0x01
     9e2:	80 83       	st	Z, r24
  printf("%d %02x%02x %d:    ", currentADCchannel, ADCH, ADCH, adcReadings[currentADCchannel]);
     9e4:	3c 91       	ld	r19, X
     9e6:	2c 91       	ld	r18, X
     9e8:	9f 93       	push	r25
     9ea:	8f 93       	push	r24
     9ec:	1f 92       	push	r1
     9ee:	3f 93       	push	r19
     9f0:	1f 92       	push	r1
     9f2:	2f 93       	push	r18
     9f4:	7f 93       	push	r23
     9f6:	4f 93       	push	r20
     9f8:	85 e9       	ldi	r24, 0x95	; 149
     9fa:	93 e0       	ldi	r25, 0x03	; 3
     9fc:	9f 93       	push	r25
     9fe:	8f 93       	push	r24
     a00:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
 
  // set whichADC to next active channel
  currentADCchannel = incADC_MUX(currentADCchannel);
     a04:	80 91 a2 07 	lds	r24, 0x07A2	; 0x8007a2 <currentADCchannel>
     a08:	a1 df       	rcall	.-190    	; 0x94c <incADC_MUX>
     a0a:	80 93 a2 07 	sts	0x07A2, r24	; 0x8007a2 <currentADCchannel>

  // After completing one cycle, don't start next conversion until we can get a local copy of readings  
  if (currentADCchannel == firstADCchannel)   {
     a0e:	90 91 a3 07 	lds	r25, 0x07A3	; 0x8007a3 <firstADCchannel>
     a12:	2d b7       	in	r18, 0x3d	; 61
     a14:	3e b7       	in	r19, 0x3e	; 62
     a16:	26 5f       	subi	r18, 0xF6	; 246
     a18:	3f 4f       	sbci	r19, 0xFF	; 255
     a1a:	0f b6       	in	r0, 0x3f	; 63
     a1c:	f8 94       	cli
     a1e:	3e bf       	out	0x3e, r19	; 62
     a20:	0f be       	out	0x3f, r0	; 63
     a22:	2d bf       	out	0x3d, r18	; 61
     a24:	89 13       	cpse	r24, r25
     a26:	12 c0       	rjmp	.+36     	; 0xa4c <__vector_29+0xce>
	 if (++numReadings == NUM_ADC_SUMS) {
     a28:	80 91 a0 07 	lds	r24, 0x07A0	; 0x8007a0 <numReadings.2095>
     a2c:	90 91 a1 07 	lds	r25, 0x07A1	; 0x8007a1 <numReadings.2095+0x1>
     a30:	01 96       	adiw	r24, 0x01	; 1
     a32:	90 93 a1 07 	sts	0x07A1, r25	; 0x8007a1 <numReadings.2095+0x1>
     a36:	80 93 a0 07 	sts	0x07A0, r24	; 0x8007a0 <numReadings.2095>
     a3a:	01 97       	sbiw	r24, 0x01	; 1
     a3c:	39 f4       	brne	.+14     	; 0xa4c <__vector_29+0xce>
		 adcCompleteFlag = 1;  
     a3e:	81 e0       	ldi	r24, 0x01	; 1
     a40:	80 93 a4 07 	sts	0x07A4, r24	; 0x8007a4 <adcCompleteFlag>
		 numReadings = 0;
     a44:	10 92 a1 07 	sts	0x07A1, r1	; 0x8007a1 <numReadings.2095+0x1>
     a48:	10 92 a0 07 	sts	0x07A0, r1	; 0x8007a0 <numReadings.2095>
	 }
  }
  if (!adcCompleteFlag)  {
     a4c:	80 91 a4 07 	lds	r24, 0x07A4	; 0x8007a4 <adcCompleteFlag>
     a50:	81 11       	cpse	r24, r1
     a52:	05 c0       	rjmp	.+10     	; 0xa5e <__vector_29+0xe0>
	START_CONVERSION;
     a54:	ea e7       	ldi	r30, 0x7A	; 122
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	80 64       	ori	r24, 0x40	; 64
     a5c:	80 83       	st	Z, r24
  }
}
     a5e:	ff 91       	pop	r31
     a60:	ef 91       	pop	r30
     a62:	bf 91       	pop	r27
     a64:	af 91       	pop	r26
     a66:	9f 91       	pop	r25
     a68:	8f 91       	pop	r24
     a6a:	7f 91       	pop	r23
     a6c:	6f 91       	pop	r22
     a6e:	5f 91       	pop	r21
     a70:	4f 91       	pop	r20
     a72:	3f 91       	pop	r19
     a74:	2f 91       	pop	r18
     a76:	0f 90       	pop	r0
     a78:	0b be       	out	0x3b, r0	; 59
     a7a:	0f 90       	pop	r0
     a7c:	0f be       	out	0x3f, r0	; 63
     a7e:	0f 90       	pop	r0
     a80:	1f 90       	pop	r1
     a82:	18 95       	reti

00000a84 <doAdc>:

/**********************************
 **********************************/

void doAdc(void)
{
     a84:	cf 93       	push	r28
	int8_t adcChannel = firstADCchannel;
     a86:	c0 91 a3 07 	lds	r28, 0x07A3	; 0x8007a3 <firstADCchannel>
	
	uint8_t i=0;
	do {
		if (i%4 == 0) printf("\n");
     a8a:	8a e0       	ldi	r24, 0x0A	; 10
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <putchar>
		printf("%d  %u;   ", adcChannel, adcReadings[adcChannel]);
     a92:	8c 2f       	mov	r24, r28
     a94:	0c 2e       	mov	r0, r28
     a96:	00 0c       	add	r0, r0
     a98:	99 0b       	sbc	r25, r25
     a9a:	fc 01       	movw	r30, r24
     a9c:	ee 0f       	add	r30, r30
     a9e:	ff 1f       	adc	r31, r31
     aa0:	eb 55       	subi	r30, 0x5B	; 91
     aa2:	f8 4f       	sbci	r31, 0xF8	; 248
     aa4:	81 81       	ldd	r24, Z+1	; 0x01
     aa6:	8f 93       	push	r24
     aa8:	80 81       	ld	r24, Z
     aaa:	8f 93       	push	r24
     aac:	9f 93       	push	r25
     aae:	cf 93       	push	r28
     ab0:	89 ea       	ldi	r24, 0xA9	; 169
     ab2:	93 e0       	ldi	r25, 0x03	; 3
     ab4:	9f 93       	push	r25
     ab6:	8f 93       	push	r24
     ab8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
		adcChannel = nextADC(adcChannel);
     abc:	8c 2f       	mov	r24, r28
     abe:	dc de       	rcall	.-584    	; 0x878 <nextADC>
     ac0:	c8 2f       	mov	r28, r24
	} while (adcChannel != firstADCchannel);
     ac2:	80 91 a3 07 	lds	r24, 0x07A3	; 0x8007a3 <firstADCchannel>
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	0f 90       	pop	r0
     ad0:	0f 90       	pop	r0
     ad2:	c8 13       	cpse	r28, r24
     ad4:	da cf       	rjmp	.-76     	; 0xa8a <doAdc+0x6>
}
     ad6:	cf 91       	pop	r28
     ad8:	08 95       	ret

00000ada <startADCcycle>:


void startADCcycle(void) 
{
	adcCompleteFlag =0;
     ada:	10 92 a4 07 	sts	0x07A4, r1	; 0x8007a4 <adcCompleteFlag>
	
	int8_t adcChannel = firstADCchannel;
     ade:	80 91 a3 07 	lds	r24, 0x07A3	; 0x8007a3 <firstADCchannel>
	
	do {
		adcReadings[adcChannel] = 0;
     ae2:	e8 2f       	mov	r30, r24
     ae4:	ee 0f       	add	r30, r30
     ae6:	ff 0b       	sbc	r31, r31
     ae8:	eb 55       	subi	r30, 0x5B	; 91
     aea:	f8 4f       	sbci	r31, 0xF8	; 248
     aec:	11 82       	std	Z+1, r1	; 0x01
     aee:	10 82       	st	Z, r1
		adcChannel = nextADC(adcChannel);		
     af0:	c3 de       	rcall	.-634    	; 0x878 <nextADC>
	} while (adcChannel != firstADCchannel);
     af2:	90 91 a3 07 	lds	r25, 0x07A3	; 0x8007a3 <firstADCchannel>
     af6:	89 13       	cpse	r24, r25
     af8:	f4 cf       	rjmp	.-24     	; 0xae2 <startADCcycle+0x8>
	START_CONVERSION;
     afa:	ea e7       	ldi	r30, 0x7A	; 122
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	80 81       	ld	r24, Z
     b00:	80 64       	ori	r24, 0x40	; 64
     b02:	80 83       	st	Z, r24
     b04:	08 95       	ret

00000b06 <init_adc>:
	//4: ADATE -- ADC auto Trigger enable; not using. if one triggers selected by ADTS bits in ADCSRB 
	//3: ADIF -- ADC interrupt flag. 1 on completion of conversion
	//2:0  ADPS2:0: ADC Prescaler Select Bits. These bits determine the division factor between the XTAL frequency and the input clock to the ADC.
	//   divisor is 2^n for ADPS2:0 = n if n 1 to 7; but divisior is 2 for ADPS2:0 = 0.  ADC clock must be between 50kHz and 200 kHz for 10 bit accuracy
	
	firstADCchannel = currentADCchannel =  incADC_MUX(15);  // next after channel 15 is ADC0 
     b06:	8f e0       	ldi	r24, 0x0F	; 15
     b08:	21 df       	rcall	.-446    	; 0x94c <incADC_MUX>
     b0a:	80 93 a2 07 	sts	0x07A2, r24	; 0x8007a2 <currentADCchannel>
     b0e:	80 93 a3 07 	sts	0x07A3, r24	; 0x8007a3 <firstADCchannel>

	if (currentADCchannel != -1)  {		
     b12:	8f 3f       	cpi	r24, 0xFF	; 255
     b14:	71 f0       	breq	.+28     	; 0xb32 <init_adc+0x2c>
		START_CONVERSION;
     b16:	ea e7       	ldi	r30, 0x7A	; 122
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	80 81       	ld	r24, Z
     b1c:	80 64       	ori	r24, 0x40	; 64
     b1e:	80 83       	st	Z, r24
		ADCSRA = _BV(ADEN) | _BV(ADIE) | _BV(ADPS2) | _BV(ADPS1)| _BV(ADPS0);  //  enable interrupt, enable ADC, ADC freq is F_CPU / 128 = 115.2 KHz.
     b20:	8f e8       	ldi	r24, 0x8F	; 143
     b22:	80 83       	st	Z, r24
		DIDR0 = 0xFF;   // disable digital buffer on pins F0 to F7 to save power.
     b24:	8f ef       	ldi	r24, 0xFF	; 255
     b26:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7c007e>
		DIDR1 = 0xFF;   // disable digital buffer on pins K0 to K7 to save power	
     b2a:	80 93 7f 00 	sts	0x007F, r24	; 0x80007f <__TEXT_REGION_LENGTH__+0x7c007f>
		startADCcycle();		
     b2e:	d5 cf       	rjmp	.-86     	; 0xada <startADCcycle>
     b30:	08 95       	ret
	} 
	else { 
		printf_P("ERROR: No ADCs Active\n");
     b32:	84 eb       	ldi	r24, 0xB4	; 180
     b34:	93 e0       	ldi	r25, 0x03	; 3
     b36:	9f 93       	push	r25
     b38:	8f 93       	push	r24
     b3a:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     b3e:	0f 90       	pop	r0
     b40:	0f 90       	pop	r0
     b42:	08 95       	ret

00000b44 <readDiff_CH>:
	printf("flowc = %d", npaFlow.muxChannel );
}
void readAbs_CH(void)
{
	printf("abs ch = %d", npaAbsP.muxChannel );
}
     b44:	80 91 d6 07 	lds	r24, 0x07D6	; 0x8007d6 <npaFlow+0x5>
     b48:	1f 92       	push	r1
     b4a:	8f 93       	push	r24
     b4c:	8b ec       	ldi	r24, 0xCB	; 203
     b4e:	93 e0       	ldi	r25, 0x03	; 3
     b50:	9f 93       	push	r25
     b52:	8f 93       	push	r24
     b54:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     b58:	0f 90       	pop	r0
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	0f 90       	pop	r0
     b60:	08 95       	ret

00000b62 <readNPA700>:
*   Arguments: None
*
*      Return: None
******************************************************************************/
uint8_t readNPA700(npa700 sensor)
{
     b62:	cf 92       	push	r12
     b64:	df 92       	push	r13
     b66:	ff 92       	push	r15
     b68:	0f 93       	push	r16
     b6a:	1f 93       	push	r17
     b6c:	cf 93       	push	r28
     b6e:	df 93       	push	r29
     b70:	cd b7       	in	r28, 0x3d	; 61
     b72:	de b7       	in	r29, 0x3e	; 62
     b74:	2a 97       	sbiw	r28, 0x0a	; 10
     b76:	0f b6       	in	r0, 0x3f	; 63
     b78:	f8 94       	cli
     b7a:	de bf       	out	0x3e, r29	; 62
     b7c:	0f be       	out	0x3f, r0	; 63
     b7e:	cd bf       	out	0x3d, r28	; 61
	uint8_t b[4] = {0, 0, 0, 0};
     b80:	19 82       	std	Y+1, r1	; 0x01
     b82:	1a 82       	std	Y+2, r1	; 0x02
     b84:	1b 82       	std	Y+3, r1	; 0x03
     b86:	1c 82       	std	Y+4, r1	; 0x04
//	if ( !((which==ABS_PRESS) || (which==DIFF_PRESS)) )
//	{
//		printf_P(PSTR("sensor unknown\n"));
//		return RETURN_ERROR;
//	}
	printf ("muxChannel = %d \n", sensor.muxChannel);
     b88:	f9 2e       	mov	r15, r25
     b8a:	c9 2e       	mov	r12, r25
     b8c:	d1 2c       	mov	r13, r1
     b8e:	1f 92       	push	r1
     b90:	9f 93       	push	r25
     b92:	02 ee       	ldi	r16, 0xE2	; 226
     b94:	13 e0       	ldi	r17, 0x03	; 3
     b96:	1f 93       	push	r17
     b98:	0f 93       	push	r16
     b9a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
	setI2Cmux(sensor.muxChannel);  
     b9e:	8f 2d       	mov	r24, r15
     ba0:	fc d4       	rcall	.+2552   	; 0x159a <setI2Cmux>
	printf ("muxChannel = %d \n", sensor.muxChannel);
     ba2:	1f 92       	push	r1
     ba4:	ff 92       	push	r15
     ba6:	1f 93       	push	r17
     ba8:	0f 93       	push	r16
     baa:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
	twi_read_bytes(NPA700_I2C_ADDR  , b, 4);
     bae:	44 e0       	ldi	r20, 0x04	; 4
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	be 01       	movw	r22, r28
     bb4:	6f 5f       	subi	r22, 0xFF	; 255
     bb6:	7f 4f       	sbci	r23, 0xFF	; 255
     bb8:	88 e2       	ldi	r24, 0x28	; 40
     bba:	64 d6       	rcall	.+3272   	; 0x1884 <twi_read_bytes>


	uint8_t diagnostic_bits = b[0]>>6;						  // and 2 MSBs of b[0] are diagnostic bits
     bbc:	89 81       	ldd	r24, Y+1	; 0x01
     bbe:	98 2f       	mov	r25, r24
     bc0:	92 95       	swap	r25
     bc2:	96 95       	lsr	r25
     bc4:	96 95       	lsr	r25
     bc6:	93 70       	andi	r25, 0x03	; 3
	
	if (diagnostic_bits)        {
     bc8:	0f b6       	in	r0, 0x3f	; 63
     bca:	f8 94       	cli
     bcc:	de bf       	out	0x3e, r29	; 62
     bce:	0f be       	out	0x3f, r0	; 63
     bd0:	cd bf       	out	0x3d, r28	; 61
     bd2:	c9 f1       	breq	.+114    	; 0xc46 <readNPA700+0xe4>
		if 	    (diagnostic_bits == 1)  printf_P(PSTR("\nSensor %d in Programming Mode\n"),sensor.muxChannel -1);  // 
     bd4:	91 30       	cpi	r25, 0x01	; 1
     bd6:	89 f4       	brne	.+34     	; 0xbfa <readNPA700+0x98>
     bd8:	31 e0       	ldi	r19, 0x01	; 1
     bda:	c3 1a       	sub	r12, r19
     bdc:	d1 08       	sbc	r13, r1
     bde:	df 92       	push	r13
     be0:	cf 92       	push	r12
     be2:	8f e7       	ldi	r24, 0x7F	; 127
     be4:	92 e0       	ldi	r25, 0x02	; 2
     be6:	9f 93       	push	r25
     be8:	8f 93       	push	r24
     bea:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     bee:	0f 90       	pop	r0
     bf0:	0f 90       	pop	r0
     bf2:	0f 90       	pop	r0
     bf4:	0f 90       	pop	r0
		else if (diagnostic_bits == 2)  printf_P(PSTR("\nStale Pressure Reading %d\n"),sensor.muxChannel -1);
		else if (diagnostic_bits == 3)  printf_P(PSTR("\nStale Pressure Internal Fault %d\n"),sensor.muxChannel -1);
		return RETURN_ERROR;
     bf6:	81 e0       	ldi	r24, 0x01	; 1
     bf8:	4e c0       	rjmp	.+156    	; 0xc96 <readNPA700+0x134>

	uint8_t diagnostic_bits = b[0]>>6;						  // and 2 MSBs of b[0] are diagnostic bits
	
	if (diagnostic_bits)        {
		if 	    (diagnostic_bits == 1)  printf_P(PSTR("\nSensor %d in Programming Mode\n"),sensor.muxChannel -1);  // 
		else if (diagnostic_bits == 2)  printf_P(PSTR("\nStale Pressure Reading %d\n"),sensor.muxChannel -1);
     bfa:	92 30       	cpi	r25, 0x02	; 2
     bfc:	89 f4       	brne	.+34     	; 0xc20 <readNPA700+0xbe>
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	c8 1a       	sub	r12, r24
     c02:	d1 08       	sbc	r13, r1
     c04:	df 92       	push	r13
     c06:	cf 92       	push	r12
     c08:	83 e6       	ldi	r24, 0x63	; 99
     c0a:	92 e0       	ldi	r25, 0x02	; 2
     c0c:	9f 93       	push	r25
     c0e:	8f 93       	push	r24
     c10:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     c14:	0f 90       	pop	r0
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
		else if (diagnostic_bits == 3)  printf_P(PSTR("\nStale Pressure Internal Fault %d\n"),sensor.muxChannel -1);
		return RETURN_ERROR;
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	3b c0       	rjmp	.+118    	; 0xc96 <readNPA700+0x134>
	uint8_t diagnostic_bits = b[0]>>6;						  // and 2 MSBs of b[0] are diagnostic bits
	
	if (diagnostic_bits)        {
		if 	    (diagnostic_bits == 1)  printf_P(PSTR("\nSensor %d in Programming Mode\n"),sensor.muxChannel -1);  // 
		else if (diagnostic_bits == 2)  printf_P(PSTR("\nStale Pressure Reading %d\n"),sensor.muxChannel -1);
		else if (diagnostic_bits == 3)  printf_P(PSTR("\nStale Pressure Internal Fault %d\n"),sensor.muxChannel -1);
     c20:	93 30       	cpi	r25, 0x03	; 3
     c22:	c1 f5       	brne	.+112    	; 0xc94 <readNPA700+0x132>
     c24:	21 e0       	ldi	r18, 0x01	; 1
     c26:	c2 1a       	sub	r12, r18
     c28:	d1 08       	sbc	r13, r1
     c2a:	df 92       	push	r13
     c2c:	cf 92       	push	r12
     c2e:	80 e4       	ldi	r24, 0x40	; 64
     c30:	92 e0       	ldi	r25, 0x02	; 2
     c32:	9f 93       	push	r25
     c34:	8f 93       	push	r24
     c36:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <printf_P>
     c3a:	0f 90       	pop	r0
     c3c:	0f 90       	pop	r0
     c3e:	0f 90       	pop	r0
     c40:	0f 90       	pop	r0
		return RETURN_ERROR;
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	28 c0       	rjmp	.+80     	; 0xc96 <readNPA700+0x134>
	}
	else{
		uint16_t pressureCounts = ( ((b[0] & 0x3F) << 8))  + b[1];  // pressure counts are 14 LSBs of b[0] & b[1],
     c46:	8f 73       	andi	r24, 0x3F	; 63
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	98 2f       	mov	r25, r24
     c4c:	88 27       	eor	r24, r24
     c4e:	2a 81       	ldd	r18, Y+2	; 0x02
     c50:	82 0f       	add	r24, r18
     c52:	91 1d       	adc	r25, r1
		uint16_t tempCounts     =  ( (uint16_t)b[2] << 3) + (b[3]>>5); // temperature counts are 11 MSBs of b[2] & b[3]
     c54:	2b 81       	ldd	r18, Y+3	; 0x03
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	22 0f       	add	r18, r18
     c5a:	33 1f       	adc	r19, r19
     c5c:	22 0f       	add	r18, r18
     c5e:	33 1f       	adc	r19, r19
     c60:	22 0f       	add	r18, r18
     c62:	33 1f       	adc	r19, r19
     c64:	4c 81       	ldd	r20, Y+4	; 0x04
     c66:	42 95       	swap	r20
     c68:	46 95       	lsr	r20
     c6a:	47 70       	andi	r20, 0x07	; 7
     c6c:	24 0f       	add	r18, r20
     c6e:	31 1d       	adc	r19, r1
		printf("%u %u\n", pressureCounts, tempCounts);
     c70:	3f 93       	push	r19
     c72:	2f 93       	push	r18
     c74:	9f 93       	push	r25
     c76:	8f 93       	push	r24
     c78:	84 ef       	ldi	r24, 0xF4	; 244
     c7a:	93 e0       	ldi	r25, 0x03	; 3
     c7c:	9f 93       	push	r25
     c7e:	8f 93       	push	r24
     c80:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
		
	}	
	
	return RETURN_OK;
     c84:	0f 90       	pop	r0
     c86:	0f 90       	pop	r0
     c88:	0f 90       	pop	r0
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	01 c0       	rjmp	.+2      	; 0xc96 <readNPA700+0x134>
	
	if (diagnostic_bits)        {
		if 	    (diagnostic_bits == 1)  printf_P(PSTR("\nSensor %d in Programming Mode\n"),sensor.muxChannel -1);  // 
		else if (diagnostic_bits == 2)  printf_P(PSTR("\nStale Pressure Reading %d\n"),sensor.muxChannel -1);
		else if (diagnostic_bits == 3)  printf_P(PSTR("\nStale Pressure Internal Fault %d\n"),sensor.muxChannel -1);
		return RETURN_ERROR;
     c94:	81 e0       	ldi	r24, 0x01	; 1
		printf("%u %u\n", pressureCounts, tempCounts);
		
	}	
	
	return RETURN_OK;
}
     c96:	2a 96       	adiw	r28, 0x0a	; 10
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	de bf       	out	0x3e, r29	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	cd bf       	out	0x3d, r28	; 61
     ca2:	df 91       	pop	r29
     ca4:	cf 91       	pop	r28
     ca6:	1f 91       	pop	r17
     ca8:	0f 91       	pop	r16
     caa:	ff 90       	pop	r15
     cac:	df 90       	pop	r13
     cae:	cf 90       	pop	r12
     cb0:	08 95       	ret

00000cb2 <initPressureSensors>:

uint8_t readNPA700(npa700 sensor);


void initPressureSensors(void)
{
     cb2:	cf 93       	push	r28
	npaFlow.pressureType = DIFF_1PSI;
     cb4:	e1 ed       	ldi	r30, 0xD1	; 209
     cb6:	f7 e0       	ldi	r31, 0x07	; 7
     cb8:	c1 e0       	ldi	r28, 0x01	; 1
     cba:	c4 83       	std	Z+4, r28	; 0x04
	npaFlow.muxChannel = MUX_CH_DIFF_1PSI;
     cbc:	82 e0       	ldi	r24, 0x02	; 2
     cbe:	85 83       	std	Z+5, r24	; 0x05
	readDiff_CH();
     cc0:	41 df       	rcall	.-382    	; 0xb44 <readDiff_CH>

	npaAbsP.muxChannel = MUX_CH_ABS;	
     cc2:	eb ec       	ldi	r30, 0xCB	; 203
     cc4:	f7 e0       	ldi	r31, 0x07	; 7
     cc6:	c5 83       	std	Z+5, r28	; 0x05
	npaAbsP.pressureType = ABS_15PSI; 
     cc8:	14 82       	std	Z+4, r1	; 0x04

	npaU47.muxChannel= MUX_CH_U47;
     cca:	e5 ec       	ldi	r30, 0xC5	; 197
     ccc:	f7 e0       	ldi	r31, 0x07	; 7
     cce:	83 e0       	ldi	r24, 0x03	; 3
     cd0:	85 83       	std	Z+5, r24	; 0x05
	npaU47.pressureType = DIFF_1PSI;
     cd2:	c4 83       	std	Z+4, r28	; 0x04
		
		
	//setI2Cmux(MUX_SENSOR2_PRESSURE);
	readNPA700(npaFlow);
     cd4:	40 91 d1 07 	lds	r20, 0x07D1	; 0x8007d1 <npaFlow>
     cd8:	50 91 d2 07 	lds	r21, 0x07D2	; 0x8007d2 <npaFlow+0x1>
     cdc:	60 91 d3 07 	lds	r22, 0x07D3	; 0x8007d3 <npaFlow+0x2>
     ce0:	70 91 d4 07 	lds	r23, 0x07D4	; 0x8007d4 <npaFlow+0x3>
     ce4:	80 91 d5 07 	lds	r24, 0x07D5	; 0x8007d5 <npaFlow+0x4>
     ce8:	90 91 d6 07 	lds	r25, 0x07D6	; 0x8007d6 <npaFlow+0x5>
     cec:	3a df       	rcall	.-396    	; 0xb62 <readNPA700>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cee:	83 e0       	ldi	r24, 0x03	; 3
     cf0:	98 e4       	ldi	r25, 0x48	; 72
     cf2:	fc 01       	movw	r30, r24
     cf4:	31 97       	sbiw	r30, 0x01	; 1
     cf6:	f1 f7       	brne	.-4      	; 0xcf4 <initPressureSensors+0x42>
     cf8:	fc 01       	movw	r30, r24
     cfa:	31 97       	sbiw	r30, 0x01	; 1
     cfc:	f1 f7       	brne	.-4      	; 0xcfa <initPressureSensors+0x48>
     cfe:	fc 01       	movw	r30, r24
     d00:	31 97       	sbiw	r30, 0x01	; 1
     d02:	f1 f7       	brne	.-4      	; 0xd00 <initPressureSensors+0x4e>
     d04:	fc 01       	movw	r30, r24
     d06:	31 97       	sbiw	r30, 0x01	; 1
     d08:	f1 f7       	brne	.-4      	; 0xd06 <initPressureSensors+0x54>
     d0a:	fc 01       	movw	r30, r24
     d0c:	31 97       	sbiw	r30, 0x01	; 1
     d0e:	f1 f7       	brne	.-4      	; 0xd0c <initPressureSensors+0x5a>
     d10:	fc 01       	movw	r30, r24
     d12:	31 97       	sbiw	r30, 0x01	; 1
     d14:	f1 f7       	brne	.-4      	; 0xd12 <initPressureSensors+0x60>
     d16:	01 97       	sbiw	r24, 0x01	; 1
     d18:	f1 f7       	brne	.-4      	; 0xd16 <initPressureSensors+0x64>
 	DELAY_5ms; 	DELAY_5ms; 	DELAY_5ms; 	DELAY_5ms; 	DELAY_5ms; 	DELAY_5ms; 	DELAY_5ms;
	readNPA700(npaAbsP);
     d1a:	40 91 cb 07 	lds	r20, 0x07CB	; 0x8007cb <npaAbsP>
     d1e:	50 91 cc 07 	lds	r21, 0x07CC	; 0x8007cc <npaAbsP+0x1>
     d22:	60 91 cd 07 	lds	r22, 0x07CD	; 0x8007cd <npaAbsP+0x2>
     d26:	70 91 ce 07 	lds	r23, 0x07CE	; 0x8007ce <npaAbsP+0x3>
     d2a:	80 91 cf 07 	lds	r24, 0x07CF	; 0x8007cf <npaAbsP+0x4>
     d2e:	90 91 d0 07 	lds	r25, 0x07D0	; 0x8007d0 <npaAbsP+0x5>
     d32:	17 df       	rcall	.-466    	; 0xb62 <readNPA700>
}
     d34:	cf 91       	pop	r28
     d36:	08 95       	ret

00000d38 <readDiffPress>:
}


void readDiffPress(void)
{
	readNPA700(npaFlow);		
     d38:	40 91 d1 07 	lds	r20, 0x07D1	; 0x8007d1 <npaFlow>
     d3c:	50 91 d2 07 	lds	r21, 0x07D2	; 0x8007d2 <npaFlow+0x1>
     d40:	60 91 d3 07 	lds	r22, 0x07D3	; 0x8007d3 <npaFlow+0x2>
     d44:	70 91 d4 07 	lds	r23, 0x07D4	; 0x8007d4 <npaFlow+0x3>
     d48:	80 91 d5 07 	lds	r24, 0x07D5	; 0x8007d5 <npaFlow+0x4>
     d4c:	90 91 d6 07 	lds	r25, 0x07D6	; 0x8007d6 <npaFlow+0x5>
     d50:	08 cf       	rjmp	.-496    	; 0xb62 <readNPA700>
     d52:	08 95       	ret

00000d54 <readABSPress>:
}

void readABSPress(void)
{
	readNPA700(npaAbsP);
     d54:	40 91 cb 07 	lds	r20, 0x07CB	; 0x8007cb <npaAbsP>
     d58:	50 91 cc 07 	lds	r21, 0x07CC	; 0x8007cc <npaAbsP+0x1>
     d5c:	60 91 cd 07 	lds	r22, 0x07CD	; 0x8007cd <npaAbsP+0x2>
     d60:	70 91 ce 07 	lds	r23, 0x07CE	; 0x8007ce <npaAbsP+0x3>
     d64:	80 91 cf 07 	lds	r24, 0x07CF	; 0x8007cf <npaAbsP+0x4>
     d68:	90 91 d0 07 	lds	r25, 0x07D0	; 0x8007d0 <npaAbsP+0x5>
     d6c:	fa ce       	rjmp	.-524    	; 0xb62 <readNPA700>
     d6e:	08 95       	ret

00000d70 <readU47>:
}

void readU47(void)
{
	readNPA700(npaU47);
     d70:	40 91 c5 07 	lds	r20, 0x07C5	; 0x8007c5 <npaU47>
     d74:	50 91 c6 07 	lds	r21, 0x07C6	; 0x8007c6 <npaU47+0x1>
     d78:	60 91 c7 07 	lds	r22, 0x07C7	; 0x8007c7 <npaU47+0x2>
     d7c:	70 91 c8 07 	lds	r23, 0x07C8	; 0x8007c8 <npaU47+0x3>
     d80:	80 91 c9 07 	lds	r24, 0x07C9	; 0x8007c9 <npaU47+0x4>
     d84:	90 91 ca 07 	lds	r25, 0x07CA	; 0x8007ca <npaU47+0x5>
     d88:	ec ce       	rjmp	.-552    	; 0xb62 <readNPA700>
     d8a:	08 95       	ret

00000d8c <startRH_T_conversion>:
}


void startRH_T_conversion()
{
	if (twi_write_bytes(HUMIDITY_ADD, (void *)NULL,0) == RETURN_OK) {    //write zero bites to address NULL to start conversion
     d8c:	40 e0       	ldi	r20, 0x00	; 0
     d8e:	60 e0       	ldi	r22, 0x00	; 0
     d90:	70 e0       	ldi	r23, 0x00	; 0
     d92:	87 e2       	ldi	r24, 0x27	; 39
     d94:	00 d5       	rcall	.+2560   	; 0x1796 <twi_write_bytes>
     d96:	89 2b       	or	r24, r25
     d98:	41 f4       	brne	.+16     	; 0xdaa <startRH_T_conversion+0x1e>
		rhStarted = 1;
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	80 93 d7 07 	sts	0x07D7, r24	; 0x8007d7 <rhStarted>
		printf("started RH_T Conversion\n");
     da0:	8b ef       	ldi	r24, 0xFB	; 251
     da2:	93 e0       	ldi	r25, 0x03	; 3
     da4:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <puts>
     da8:	08 95       	ret
	}
	else 
		printf("RH_T Start Failed\n");
     daa:	83 e1       	ldi	r24, 0x13	; 19
     dac:	94 e0       	ldi	r25, 0x04	; 4
     dae:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <puts>
     db2:	08 95       	ret

00000db4 <readRH_T>:
}

void readRH_T(void)
{
     db4:	cf 92       	push	r12
     db6:	df 92       	push	r13
     db8:	ef 92       	push	r14
     dba:	ff 92       	push	r15
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	00 d0       	rcall	.+0      	; 0xdc2 <readRH_T+0xe>
     dc2:	1f 92       	push	r1
     dc4:	cd b7       	in	r28, 0x3d	; 61
     dc6:	de b7       	in	r29, 0x3e	; 62
	uint8_t buf[4] = {0,0,0,0};
     dc8:	19 82       	std	Y+1, r1	; 0x01
     dca:	1a 82       	std	Y+2, r1	; 0x02
     dcc:	1b 82       	std	Y+3, r1	; 0x03
     dce:	1c 82       	std	Y+4, r1	; 0x04
	int32_t rawRH, rawT;


	if ( rhStarted ) {
     dd0:	80 91 d7 07 	lds	r24, 0x07D7	; 0x8007d7 <rhStarted>
     dd4:	88 23       	and	r24, r24
     dd6:	09 f4       	brne	.+2      	; 0xdda <readRH_T+0x26>
     dd8:	62 c0       	rjmp	.+196    	; 0xe9e <readRH_T+0xea>
		rhStarted = 0;
     dda:	10 92 d7 07 	sts	0x07D7, r1	; 0x8007d7 <rhStarted>
		if (twi_read_bytes(HUMIDITY_ADD, buf,4) != RETURN_OK) {
     dde:	44 e0       	ldi	r20, 0x04	; 4
     de0:	50 e0       	ldi	r21, 0x00	; 0
     de2:	be 01       	movw	r22, r28
     de4:	6f 5f       	subi	r22, 0xFF	; 255
     de6:	7f 4f       	sbci	r23, 0xFF	; 255
     de8:	87 e2       	ldi	r24, 0x27	; 39
     dea:	4c d5       	rcall	.+2712   	; 0x1884 <twi_read_bytes>
     dec:	89 2b       	or	r24, r25
     dee:	29 f0       	breq	.+10     	; 0xdfa <readRH_T+0x46>
			printf("RH_T Start Failed\n");
     df0:	83 e1       	ldi	r24, 0x13	; 19
     df2:	94 e0       	ldi	r25, 0x04	; 4
     df4:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			return;
     df8:	52 c0       	rjmp	.+164    	; 0xe9e <readRH_T+0xea>
	else {
		return;
	}
	
	
	if (buf[0] >> 6 != 0) {
     dfa:	a9 81       	ldd	r26, Y+1	; 0x01
     dfc:	8a 2f       	mov	r24, r26
     dfe:	82 95       	swap	r24
     e00:	86 95       	lsr	r24
     e02:	86 95       	lsr	r24
     e04:	83 70       	andi	r24, 0x03	; 3
     e06:	29 f0       	breq	.+10     	; 0xe12 <readRH_T+0x5e>
		printf("RH_T Stale Data\n");
     e08:	85 e2       	ldi	r24, 0x25	; 37
     e0a:	94 e0       	ldi	r25, 0x04	; 4
     e0c:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
     e10:	46 c0       	rjmp	.+140    	; 0xe9e <readRH_T+0xea>
	}
	else
	{
		rawRH = ((buf[0] & 0x3F) << 8) | buf[1];  // 14 bit code
     e12:	af 73       	andi	r26, 0x3F	; 63
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	ba 2f       	mov	r27, r26
     e18:	aa 27       	eor	r26, r26
     e1a:	8a 81       	ldd	r24, Y+2	; 0x02
     e1c:	a8 2b       	or	r26, r24
		// Relative Humidity in percent is (14-bitCode / 2^14 -2) * 100
		printf("RH = %ld (Tenths of a Percent)\n", (rawRH * 1000) / 16382);  //  relative humidity in tenths of a percent
     e1e:	28 ee       	ldi	r18, 0xE8	; 232
     e20:	33 e0       	ldi	r19, 0x03	; 3
     e22:	0e 94 72 14 	call	0x28e4	; 0x28e4 <__usmulhisi3>
     e26:	0f 2e       	mov	r0, r31
     e28:	fe ef       	ldi	r31, 0xFE	; 254
     e2a:	cf 2e       	mov	r12, r31
     e2c:	ff e3       	ldi	r31, 0x3F	; 63
     e2e:	df 2e       	mov	r13, r31
     e30:	e1 2c       	mov	r14, r1
     e32:	f1 2c       	mov	r15, r1
     e34:	f0 2d       	mov	r31, r0
     e36:	a7 01       	movw	r20, r14
     e38:	96 01       	movw	r18, r12
     e3a:	0e 94 47 14 	call	0x288e	; 0x288e <__divmodsi4>
     e3e:	5f 93       	push	r21
     e40:	4f 93       	push	r20
     e42:	3f 93       	push	r19
     e44:	2f 93       	push	r18
     e46:	85 e3       	ldi	r24, 0x35	; 53
     e48:	94 e0       	ldi	r25, 0x04	; 4
     e4a:	9f 93       	push	r25
     e4c:	8f 93       	push	r24
     e4e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
		
		rawT = (((int16_t)buf[2]) <<6) | (buf[3]>>2);  // 14 bit code
     e52:	ab 81       	ldd	r26, Y+3	; 0x03
     e54:	80 e4       	ldi	r24, 0x40	; 64
     e56:	a8 9f       	mul	r26, r24
     e58:	d0 01       	movw	r26, r0
     e5a:	11 24       	eor	r1, r1
     e5c:	8c 81       	ldd	r24, Y+4	; 0x04
     e5e:	86 95       	lsr	r24
     e60:	86 95       	lsr	r24
     e62:	a8 2b       	or	r26, r24
		printf("T = %ld (hundreths of a Degree)\n", (rawT * 16500) / ((1<<14)-2) - 4000);// input Temperature in Hundreths of a degC
     e64:	24 e7       	ldi	r18, 0x74	; 116
     e66:	30 e4       	ldi	r19, 0x40	; 64
     e68:	0e 94 72 14 	call	0x28e4	; 0x28e4 <__usmulhisi3>
     e6c:	a7 01       	movw	r20, r14
     e6e:	96 01       	movw	r18, r12
     e70:	0e 94 47 14 	call	0x288e	; 0x288e <__divmodsi4>
     e74:	da 01       	movw	r26, r20
     e76:	c9 01       	movw	r24, r18
     e78:	80 5a       	subi	r24, 0xA0	; 160
     e7a:	9f 40       	sbci	r25, 0x0F	; 15
     e7c:	a1 09       	sbc	r26, r1
     e7e:	b1 09       	sbc	r27, r1
     e80:	bf 93       	push	r27
     e82:	af 93       	push	r26
     e84:	9f 93       	push	r25
     e86:	8f 93       	push	r24
     e88:	85 e5       	ldi	r24, 0x55	; 85
     e8a:	94 e0       	ldi	r25, 0x04	; 4
     e8c:	9f 93       	push	r25
     e8e:	8f 93       	push	r24
     e90:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     e94:	0f b6       	in	r0, 0x3f	; 63
     e96:	f8 94       	cli
     e98:	de bf       	out	0x3e, r29	; 62
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	cd bf       	out	0x3d, r28	; 61
	}
     e9e:	0f 90       	pop	r0
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
     ea4:	0f 90       	pop	r0
     ea6:	df 91       	pop	r29
     ea8:	cf 91       	pop	r28
     eaa:	ff 90       	pop	r15
     eac:	ef 90       	pop	r14
     eae:	df 90       	pop	r13
     eb0:	cf 90       	pop	r12
     eb2:	08 95       	ret

00000eb4 <ADC_RegisterWrite>:
// BOR  -- Brown out reset--set on power cycle or by writing 1 to _BV(BOR)  in register XXXXXXXX


  // THIS IS A 24BYTE SEQUENCE
void ADC_RegisterWrite(uint8_t addr,  uint8_t data)
{
     eb4:	cf 93       	push	r28
     eb6:	df 93       	push	r29
     eb8:	d8 2f       	mov	r29, r24
     eba:	c6 2f       	mov	r28, r22
	selectADC2518();
     ebc:	90 d0       	rcall	.+288    	; 0xfde <selectADC2518>
	spiTransferByte(REG_WR);
     ebe:	88 e0       	ldi	r24, 0x08	; 8
     ec0:	57 d1       	rcall	.+686    	; 0x1170 <spiTransferByte>
	spiTransferByte(addr);
     ec2:	8d 2f       	mov	r24, r29
     ec4:	55 d1       	rcall	.+682    	; 0x1170 <spiTransferByte>
	spiTransferByte(data);
     ec6:	8c 2f       	mov	r24, r28
     ec8:	53 d1       	rcall	.+678    	; 0x1170 <spiTransferByte>
     eca:	8f d0       	rcall	.+286    	; 0xfea <deSelectADC2518>
	deSelectADC2518();
     ecc:	df 91       	pop	r29
     ece:	cf 91       	pop	r28
}
     ed0:	08 95       	ret

00000ed2 <ADC_RegisterRead>:
     ed2:	cf 93       	push	r28
     ed4:	df 93       	push	r29

uint8_t ADC_RegisterRead(uint8_t addr,  uint8_t data)
{
     ed6:	d8 2f       	mov	r29, r24
     ed8:	c6 2f       	mov	r28, r22
	uint8_t sDataOut;
	selectADC2518();
     eda:	81 d0       	rcall	.+258    	; 0xfde <selectADC2518>
	spiTransferByte(REG_RD);
     edc:	80 e1       	ldi	r24, 0x10	; 16
     ede:	48 d1       	rcall	.+656    	; 0x1170 <spiTransferByte>
	spiTransferByte(addr);
     ee0:	8d 2f       	mov	r24, r29
     ee2:	46 d1       	rcall	.+652    	; 0x1170 <spiTransferByte>
	spiTransferByte(data);
     ee4:	8c 2f       	mov	r24, r28
     ee6:	44 d1       	rcall	.+648    	; 0x1170 <spiTransferByte>
	deSelectADC2518();
     ee8:	80 d0       	rcall	.+256    	; 0xfea <deSelectADC2518>
     eea:	79 d0       	rcall	.+242    	; 0xfde <selectADC2518>
	selectADC2518();
     eec:	80 e1       	ldi	r24, 0x10	; 16
	sDataOut = spiTransferByte(REG_RD);
     eee:	40 d1       	rcall	.+640    	; 0x1170 <spiTransferByte>
     ef0:	c8 2f       	mov	r28, r24
     ef2:	80 e0       	ldi	r24, 0x00	; 0
	spiTransferByte(DUMMY_DATA);
     ef4:	3d d1       	rcall	.+634    	; 0x1170 <spiTransferByte>
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	3b d1       	rcall	.+630    	; 0x1170 <spiTransferByte>
	spiTransferByte(DUMMY_DATA);
     efa:	8c 2f       	mov	r24, r28
     efc:	df 91       	pop	r29
     efe:	cf 91       	pop	r28
	return sDataOut;
}
     f00:	08 95       	ret

00000f02 <ADC_RegisterReadWrite>:
     f02:	0f 93       	push	r16
     f04:	1f 93       	push	r17
     f06:	cf 93       	push	r28


// to read data
uint16_t ADC_RegisterReadWrite(uint8_t addr,  uint8_t data)
{
     f08:	df 93       	push	r29
     f0a:	08 2f       	mov	r16, r24
     f0c:	16 2f       	mov	r17, r22
	uint16_t ret=0;
	uint8_t  dog=0;
	selectADC2518();
     f0e:	67 d0       	rcall	.+206    	; 0xfde <selectADC2518>
	ret = spiTransferByte(REG_WR)<<8;
     f10:	88 e0       	ldi	r24, 0x08	; 8
     f12:	2e d1       	rcall	.+604    	; 0x1170 <spiTransferByte>
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	c9 2f       	mov	r28, r25
     f18:	d8 2f       	mov	r29, r24
	ret += spiTransferByte(addr);
     f1a:	80 2f       	mov	r24, r16
     f1c:	29 d1       	rcall	.+594    	; 0x1170 <spiTransferByte>
     f1e:	c8 0f       	add	r28, r24
     f20:	d1 1d       	adc	r29, r1
	dog += spiTransferByte(data);
     f22:	81 2f       	mov	r24, r17
     f24:	25 d1       	rcall	.+586    	; 0x1170 <spiTransferByte>
     f26:	18 2f       	mov	r17, r24
	deSelectADC2518();
     f28:	60 d0       	rcall	.+192    	; 0xfea <deSelectADC2518>
     f2a:	1f 92       	push	r1
	printf("adc2518 = 0x%4X%02X\n", ret,dog);
     f2c:	1f 93       	push	r17
     f2e:	df 93       	push	r29
     f30:	cf 93       	push	r28
     f32:	86 e7       	ldi	r24, 0x76	; 118
     f34:	94 e0       	ldi	r25, 0x04	; 4
     f36:	9f 93       	push	r25
     f38:	8f 93       	push	r24
     f3a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
     f3e:	0f 90       	pop	r0
	return ret;
     f40:	0f 90       	pop	r0
     f42:	0f 90       	pop	r0
     f44:	0f 90       	pop	r0
     f46:	0f 90       	pop	r0
     f48:	0f 90       	pop	r0
     f4a:	ce 01       	movw	r24, r28
     f4c:	df 91       	pop	r29
     f4e:	cf 91       	pop	r28
     f50:	1f 91       	pop	r17
     f52:	0f 91       	pop	r16
     f54:	08 95       	ret

00000f56 <enableBuck014>:
     f56:	61 e0       	ldi	r22, 0x01	; 1
void powerDownWickSensor(void)	{  	PORTE |=   _BV(WICK_SENSOR_POWER);		}	


void toggleHeartBeat()		{	PORTL ^=  _BV(HEARTBEAT_LED);			} 
void HeartBeatOn()			{	PORTL |=  _BV(HEARTBEAT_LED);			}
void HeartBeatOff()			{	PORTL &= ~_BV(HEARTBEAT_LED);			}
     f58:	70 e0       	ldi	r23, 0x00	; 0
     f5a:	86 e0       	ldi	r24, 0x06	; 6
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	fd cb       	rjmp	.-2054   	; 0x75a <ADC_wrGPO>
     f60:	08 95       	ret

00000f62 <disableBuck014>:
     f62:	60 e0       	ldi	r22, 0x00	; 0
     f64:	70 e0       	ldi	r23, 0x00	; 0
     f66:	86 e0       	ldi	r24, 0x06	; 6
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	f7 cb       	rjmp	.-2066   	; 0x75a <ADC_wrGPO>
     f6c:	08 95       	ret

00000f6e <enableBuck2>:
     f6e:	84 b3       	in	r24, 0x14	; 20
     f70:	81 60       	ori	r24, 0x01	; 1
     f72:	84 bb       	out	0x14, r24	; 20
     f74:	08 95       	ret

00000f76 <disableBuck2>:
     f76:	84 b3       	in	r24, 0x14	; 20
     f78:	8e 7f       	andi	r24, 0xFE	; 254
     f7a:	84 bb       	out	0x14, r24	; 20
     f7c:	08 95       	ret

00000f7e <enableBuck3>:
     f7e:	84 b3       	in	r24, 0x14	; 20
     f80:	82 60       	ori	r24, 0x02	; 2
     f82:	84 bb       	out	0x14, r24	; 20
     f84:	08 95       	ret

00000f86 <disableBuck3>:
     f86:	84 b3       	in	r24, 0x14	; 20
     f88:	8d 7f       	andi	r24, 0xFD	; 253
     f8a:	84 bb       	out	0x14, r24	; 20
     f8c:	08 95       	ret

00000f8e <enableBuck5>:
     f8e:	eb e0       	ldi	r30, 0x0B	; 11
     f90:	f1 e0       	ldi	r31, 0x01	; 1
     f92:	80 81       	ld	r24, Z
     f94:	80 68       	ori	r24, 0x80	; 128
     f96:	80 83       	st	Z, r24
     f98:	08 95       	ret

00000f9a <disableBuck5>:
     f9a:	eb e0       	ldi	r30, 0x0B	; 11
     f9c:	f1 e0       	ldi	r31, 0x01	; 1
     f9e:	80 81       	ld	r24, Z
     fa0:	8f 77       	andi	r24, 0x7F	; 127
     fa2:	80 83       	st	Z, r24
     fa4:	08 95       	ret

00000fa6 <powerUpWickSensor>:
     fa6:	8e b1       	in	r24, 0x0e	; 14
     fa8:	8b 7f       	andi	r24, 0xFB	; 251
     faa:	8e b9       	out	0x0e, r24	; 14
     fac:	08 95       	ret

00000fae <powerDownWickSensor>:
     fae:	8e b1       	in	r24, 0x0e	; 14
     fb0:	84 60       	ori	r24, 0x04	; 4
     fb2:	8e b9       	out	0x0e, r24	; 14
     fb4:	08 95       	ret

00000fb6 <selectFRAM>:

   /* SPI  CHIP SELECTS-- Active Low EXCEPT for SD CARD!! */
void selectFRAM()			{	PORTB &= ~_BV(SPI_CS_FRAM);				}
     fb6:	85 b1       	in	r24, 0x05	; 5
     fb8:	8e 7f       	andi	r24, 0xFE	; 254
     fba:	85 b9       	out	0x05, r24	; 5
     fbc:	08 95       	ret

00000fbe <deSelectFRAM>:
void deSelectFRAM()			{	PORTB |=  _BV(SPI_CS_FRAM);				}
     fbe:	85 b1       	in	r24, 0x05	; 5
     fc0:	81 60       	ori	r24, 0x01	; 1
     fc2:	85 b9       	out	0x05, r24	; 5
     fc4:	08 95       	ret

00000fc6 <selectOpticsDAC>:

void selectOpticsDAC()		{	PORTH &= ~_BV(SPI_CS_OPTICS_DAC);		}
     fc6:	e2 e0       	ldi	r30, 0x02	; 2
     fc8:	f1 e0       	ldi	r31, 0x01	; 1
     fca:	80 81       	ld	r24, Z
     fcc:	8e 7f       	andi	r24, 0xFE	; 254
     fce:	80 83       	st	Z, r24
     fd0:	08 95       	ret

00000fd2 <deSelectOpticsDAC>:
void deSelectOpticsDAC() 	{	PORTH |=  _BV(SPI_CS_OPTICS_DAC);		} 
     fd2:	e2 e0       	ldi	r30, 0x02	; 2
     fd4:	f1 e0       	ldi	r31, 0x01	; 1
     fd6:	80 81       	ld	r24, Z
     fd8:	81 60       	ori	r24, 0x01	; 1
     fda:	80 83       	st	Z, r24
     fdc:	08 95       	ret

00000fde <selectADC2518>:

void selectADC2518()	    {	PORTH &= ~_BV(SPI_CS_CURRENT_ADC);		}
     fde:	e2 e0       	ldi	r30, 0x02	; 2
     fe0:	f1 e0       	ldi	r31, 0x01	; 1
     fe2:	80 81       	ld	r24, Z
     fe4:	8d 7f       	andi	r24, 0xFD	; 253
     fe6:	80 83       	st	Z, r24
     fe8:	08 95       	ret

00000fea <deSelectADC2518>:
void deSelectADC2518()	{	PORTH |=  _BV(SPI_CS_CURRENT_ADC);		}
     fea:	e2 e0       	ldi	r30, 0x02	; 2
     fec:	f1 e0       	ldi	r31, 0x01	; 1
     fee:	80 81       	ld	r24, Z
     ff0:	82 60       	ori	r24, 0x02	; 2
     ff2:	80 83       	st	Z, r24
     ff4:	08 95       	ret

00000ff6 <selectBuckCtrlDAC>:

void selectBuckCtrlDAC()	{	PORTH &= ~_BV(SPI_CS_BUCK_CTRL_DAC);	}
     ff6:	e2 e0       	ldi	r30, 0x02	; 2
     ff8:	f1 e0       	ldi	r31, 0x01	; 1
     ffa:	80 81       	ld	r24, Z
     ffc:	8b 7f       	andi	r24, 0xFB	; 251
     ffe:	80 83       	st	Z, r24
    1000:	08 95       	ret

00001002 <deSelectBuckCtrlDAC>:
void deSelectBuckCtrlDAC()	{	PORTH |=  _BV(SPI_CS_BUCK_CTRL_DAC);	}
    1002:	e2 e0       	ldi	r30, 0x02	; 2
    1004:	f1 e0       	ldi	r31, 0x01	; 1
    1006:	80 81       	ld	r24, Z
    1008:	84 60       	ori	r24, 0x04	; 4
    100a:	80 83       	st	Z, r24
    100c:	08 95       	ret

0000100e <selectFlash>:

void selectFlash()			{	PORTH &= ~_BV(SPI_CS_FLASH);			}
    100e:	e2 e0       	ldi	r30, 0x02	; 2
    1010:	f1 e0       	ldi	r31, 0x01	; 1
    1012:	80 81       	ld	r24, Z
    1014:	87 7f       	andi	r24, 0xF7	; 247
    1016:	80 83       	st	Z, r24
    1018:	08 95       	ret

0000101a <deSelectFlash>:
void deSelectFlash()		{	PORTH |=  _BV(SPI_CS_FLASH);			}
    101a:	e2 e0       	ldi	r30, 0x02	; 2
    101c:	f1 e0       	ldi	r31, 0x01	; 1
    101e:	80 81       	ld	r24, Z
    1020:	88 60       	ori	r24, 0x08	; 8
    1022:	80 83       	st	Z, r24
    1024:	08 95       	ret

00001026 <deSelectRTC>:

void deSelectRTC()			{	PORTH |=  _BV(SPI_CS_RTC);				}
    1026:	e2 e0       	ldi	r30, 0x02	; 2
    1028:	f1 e0       	ldi	r31, 0x01	; 1
    102a:	80 81       	ld	r24, Z
    102c:	80 61       	ori	r24, 0x10	; 16
    102e:	80 83       	st	Z, r24
    1030:	08 95       	ret

00001032 <selectRTC>:
void selectRTC()			{	PORTH &= ~_BV(SPI_CS_RTC);				}
    1032:	e2 e0       	ldi	r30, 0x02	; 2
    1034:	f1 e0       	ldi	r31, 0x01	; 1
    1036:	80 81       	ld	r24, Z
    1038:	8f 7e       	andi	r24, 0xEF	; 239
    103a:	80 83       	st	Z, r24
    103c:	08 95       	ret

0000103e <selectSDcard>:


void selectSDcard()			{	PORTH |=  _BV(SPI_CS_SDCARD);			}         // SD is active hi!
    103e:	e2 e0       	ldi	r30, 0x02	; 2
    1040:	f1 e0       	ldi	r31, 0x01	; 1
    1042:	80 81       	ld	r24, Z
    1044:	80 62       	ori	r24, 0x20	; 32
    1046:	80 83       	st	Z, r24
    1048:	08 95       	ret

0000104a <deSelectSDcard>:
void deSelectSDcard()		{	PORTH &= ~_BV(SPI_CS_SDCARD);			}		  // SD is active hi!
    104a:	e2 e0       	ldi	r30, 0x02	; 2
    104c:	f1 e0       	ldi	r31, 0x01	; 1
    104e:	80 81       	ld	r24, Z
    1050:	8f 7d       	andi	r24, 0xDF	; 223
    1052:	80 83       	st	Z, r24
    1054:	08 95       	ret

00001056 <spi_FlashReadID>:
//#define FLASH_WIP_BIT 0   // write in progress bit in status register


//Read Flash ID:  0 address, 1 dummy, 2 Data
void spi_FlashReadID(void)     
{
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
	uint8_t miso[2];
	
	selectFlash();
    105a:	d9 df       	rcall	.-78     	; 0x100e <selectFlash>
	spiTransferByte(FLASH_READ_ID);
    105c:	8f e9       	ldi	r24, 0x9F	; 159
    105e:	88 d0       	rcall	.+272    	; 0x1170 <spiTransferByte>
	spiTransferByte(0);
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	86 d0       	rcall	.+268    	; 0x1170 <spiTransferByte>
	miso[1] = spiTransferByte(0);
    1064:	80 e0       	ldi	r24, 0x00	; 0
    1066:	84 d0       	rcall	.+264    	; 0x1170 <spiTransferByte>
    1068:	c8 2f       	mov	r28, r24
	miso[2] = spiTransferByte(0);
    106a:	80 e0       	ldi	r24, 0x00	; 0
    106c:	81 d0       	rcall	.+258    	; 0x1170 <spiTransferByte>
    106e:	d8 2f       	mov	r29, r24
    1070:	d4 df       	rcall	.-88     	; 0x101a <deSelectFlash>
	deSelectFlash();
    1072:	1f 92       	push	r1
    1074:	df 93       	push	r29
	printf("0x%02x, 0x%02x\n", miso[1],miso[2]);
    1076:	1f 92       	push	r1
    1078:	cf 93       	push	r28
    107a:	8b e8       	ldi	r24, 0x8B	; 139
    107c:	94 e0       	ldi	r25, 0x04	; 4
    107e:	9f 93       	push	r25
    1080:	8f 93       	push	r24
    1082:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    1086:	0f 90       	pop	r0
    1088:	0f 90       	pop	r0
	
}
    108a:	0f 90       	pop	r0
    108c:	0f 90       	pop	r0
    108e:	0f 90       	pop	r0
    1090:	0f 90       	pop	r0
    1092:	df 91       	pop	r29
    1094:	cf 91       	pop	r28
    1096:	08 95       	ret

00001098 <RTC_config>:
    1098:	1f 93       	push	r17
    109a:	cf 93       	push	r28
 *	 3) Check if battery voltage is below the threshold (typically 2.5V). Chip stops running at ~1.2V
 *   2) Call RTC_ReadTime(). This is the only time we call it, unless user set the time.
 *
 **************************************/
void RTC_config(void)
{
    109c:	df 93       	push	r29
    109e:	1f 92       	push	r1
    10a0:	1f 92       	push	r1
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
	uint8_t mosi[1], miso[1], i ; 
	mosi[0] = RTC_1024Hz;
    10a6:	85 e0       	ldi	r24, 0x05	; 5
    10a8:	89 83       	std	Y+1, r24	; 0x01
		
	printf("in RTC_config();\n");
    10aa:	8b e9       	ldi	r24, 0x9B	; 155
    10ac:	94 e0       	ldi	r25, 0x04	; 4
    10ae:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	for (i=0;i<20;i++)   	{
    10b2:	10 e0       	ldi	r17, 0x00	; 0
    10b4:	29 c0       	rjmp	.+82     	; 0x1108 <RTC_config+0x70>
//		 printf("read RTC %d   ", i);
		spi_RTC_Read( RTC_CLKOUT, miso , 1 );
    10b6:	41 e0       	ldi	r20, 0x01	; 1
    10b8:	be 01       	movw	r22, r28
    10ba:	6e 5f       	subi	r22, 0xFE	; 254
    10bc:	7f 4f       	sbci	r23, 0xFF	; 255
    10be:	8f e0       	ldi	r24, 0x0F	; 15
    10c0:	3f d2       	rcall	.+1150   	; 0x1540 <spi_RTC_Read>
		if (miso[0] !=  RTC_1024Hz)    {
    10c2:	8a 81       	ldd	r24, Y+2	; 0x02
    10c4:	85 30       	cpi	r24, 0x05	; 5
    10c6:	11 f1       	breq	.+68     	; 0x110c <RTC_config+0x74>
			spi_RTC_Write( RTC_CLKOUT, mosi,  1);
    10c8:	41 e0       	ldi	r20, 0x01	; 1
    10ca:	be 01       	movw	r22, r28
    10cc:	6f 5f       	subi	r22, 0xFF	; 255
    10ce:	7f 4f       	sbci	r23, 0xFF	; 255
    10d0:	8f e0       	ldi	r24, 0x0F	; 15
    10d2:	20 d2       	rcall	.+1088   	; 0x1514 <spi_RTC_Write>
			printf("read RTC %d:%d  ", i, miso[0]);
    10d4:	8a 81       	ldd	r24, Y+2	; 0x02
    10d6:	1f 92       	push	r1
    10d8:	8f 93       	push	r24
    10da:	1f 92       	push	r1
    10dc:	1f 93       	push	r17
    10de:	8c ea       	ldi	r24, 0xAC	; 172
    10e0:	94 e0       	ldi	r25, 0x04	; 4
    10e2:	9f 93       	push	r25
    10e4:	8f 93       	push	r24
    10e6:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
			printf("write: 0x%2X \n", mosi[0]); 			
    10ea:	89 81       	ldd	r24, Y+1	; 0x01
    10ec:	1f 92       	push	r1
    10ee:	8f 93       	push	r24
    10f0:	8d eb       	ldi	r24, 0xBD	; 189
    10f2:	94 e0       	ldi	r25, 0x04	; 4
    10f4:	9f 93       	push	r25
    10f6:	8f 93       	push	r24
    10f8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
{
	uint8_t mosi[1], miso[1], i ; 
	mosi[0] = RTC_1024Hz;
		
	printf("in RTC_config();\n");
	for (i=0;i<20;i++)   	{
    10fc:	1f 5f       	subi	r17, 0xFF	; 255
    10fe:	0f b6       	in	r0, 0x3f	; 63
    1100:	f8 94       	cli
    1102:	de bf       	out	0x3e, r29	; 62
    1104:	0f be       	out	0x3f, r0	; 63
    1106:	cd bf       	out	0x3d, r28	; 61
    1108:	14 31       	cpi	r17, 0x14	; 20
    110a:	a8 f2       	brcs	.-86     	; 0x10b6 <RTC_config+0x1e>
			printf("write: 0x%2X \n", mosi[0]); 			
		}
		else
		   break;
	}
	if (i>=20) 	{ 
    110c:	14 31       	cpi	r17, 0x14	; 20
    110e:	20 f0       	brcs	.+8      	; 0x1118 <RTC_config+0x80>
		printf("ERROR: clock Frequency not at 1024 HZ!\n"); 
    1110:	8c ec       	ldi	r24, 0xCC	; 204
    1112:	94 e0       	ldi	r25, 0x04	; 4
    1114:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	
//	printf("readingTime....;\n");	
//	deSelectRTC();
	RTC_ReadTime();
*/
}
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	df 91       	pop	r29
    111e:	cf 91       	pop	r28
    1120:	1f 91       	pop	r17
    1122:	08 95       	ret

00001124 <RTC_readCLKF>:

void RTC_readCLKF(void)
{
    1124:	cf 93       	push	r28
    1126:	df 93       	push	r29
    1128:	1f 92       	push	r1
    112a:	cd b7       	in	r28, 0x3d	; 61
    112c:	de b7       	in	r29, 0x3e	; 62
	uint8_t miso[1];

	spi_RTC_Read( RTC_CLKOUT, miso , 1 );
    112e:	41 e0       	ldi	r20, 0x01	; 1
    1130:	be 01       	movw	r22, r28
    1132:	6f 5f       	subi	r22, 0xFF	; 255
    1134:	7f 4f       	sbci	r23, 0xFF	; 255
    1136:	8f e0       	ldi	r24, 0x0F	; 15
    1138:	03 d2       	rcall	.+1030   	; 0x1540 <spi_RTC_Read>
	printf("0x%2X", miso[0]); 
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	1f 92       	push	r1
    113e:	8f 93       	push	r24
    1140:	83 ef       	ldi	r24, 0xF3	; 243
    1142:	94 e0       	ldi	r25, 0x04	; 4
    1144:	9f 93       	push	r25
    1146:	8f 93       	push	r24
    1148:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
}
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	0f 90       	pop	r0
    1156:	df 91       	pop	r29
    1158:	cf 91       	pop	r28
    115a:	08 95       	ret

0000115c <init_spi>:
	{
		SPDR = *mosi--;
		while (!(SPSR & 0x80))
		;      // wait for transmit
	}
}
    115c:	1d bc       	out	0x2d, r1	; 45
    115e:	81 e5       	ldi	r24, 0x51	; 81
    1160:	8c bd       	out	0x2c, r24	; 44
    1162:	5b df       	rcall	.-330    	; 0x101a <deSelectFlash>
    1164:	2c df       	rcall	.-424    	; 0xfbe <deSelectFRAM>
    1166:	35 df       	rcall	.-406    	; 0xfd2 <deSelectOpticsDAC>
    1168:	5e df       	rcall	.-324    	; 0x1026 <deSelectRTC>
    116a:	4b df       	rcall	.-362    	; 0x1002 <deSelectBuckCtrlDAC>
    116c:	3e cf       	rjmp	.-388    	; 0xfea <deSelectADC2518>
    116e:	08 95       	ret

00001170 <spiTransferByte>:
    1170:	8e bd       	out	0x2e, r24	; 46
    1172:	0d b4       	in	r0, 0x2d	; 45
    1174:	07 fe       	sbrs	r0, 7
    1176:	fd cf       	rjmp	.-6      	; 0x1172 <spiTransferByte+0x2>
    1178:	8e b5       	in	r24, 0x2e	; 46
    117a:	08 95       	ret

0000117c <spiSendBytes>:
    117c:	fc 01       	movw	r30, r24
    117e:	20 e0       	ldi	r18, 0x00	; 0
    1180:	30 e0       	ldi	r19, 0x00	; 0
    1182:	0a c0       	rjmp	.+20     	; 0x1198 <spiSendBytes+0x1c>
    1184:	cf 01       	movw	r24, r30
    1186:	01 96       	adiw	r24, 0x01	; 1
    1188:	40 81       	ld	r20, Z
    118a:	4e bd       	out	0x2e, r20	; 46
    118c:	0d b4       	in	r0, 0x2d	; 45
    118e:	07 fe       	sbrs	r0, 7
    1190:	fd cf       	rjmp	.-6      	; 0x118c <spiSendBytes+0x10>
    1192:	2f 5f       	subi	r18, 0xFF	; 255
    1194:	3f 4f       	sbci	r19, 0xFF	; 255
    1196:	fc 01       	movw	r30, r24
    1198:	26 17       	cp	r18, r22
    119a:	37 07       	cpc	r19, r23
    119c:	98 f3       	brcs	.-26     	; 0x1184 <spiSendBytes+0x8>
    119e:	08 95       	ret

000011a0 <spiGetBytes>:
    11a0:	fc 01       	movw	r30, r24
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	09 c0       	rjmp	.+18     	; 0x11ba <spiGetBytes+0x1a>
    11a8:	1e bc       	out	0x2e, r1	; 46
    11aa:	0d b4       	in	r0, 0x2d	; 45
    11ac:	07 fe       	sbrs	r0, 7
    11ae:	fd cf       	rjmp	.-6      	; 0x11aa <spiGetBytes+0xa>
    11b0:	8e b5       	in	r24, 0x2e	; 46
    11b2:	80 83       	st	Z, r24
    11b4:	2f 5f       	subi	r18, 0xFF	; 255
    11b6:	3f 4f       	sbci	r19, 0xFF	; 255
    11b8:	31 96       	adiw	r30, 0x01	; 1
    11ba:	26 17       	cp	r18, r22
    11bc:	37 07       	cpc	r19, r23
    11be:	a0 f3       	brcs	.-24     	; 0x11a8 <spiGetBytes+0x8>
    11c0:	08 95       	ret

000011c2 <spiSend2ByteBigEndian>:

void spiSend2ByteBigEndian(uint16_t address)
{
    11c2:	cf 93       	push	r28
    11c4:	df 93       	push	r29
    11c6:	1f 92       	push	r1
    11c8:	1f 92       	push	r1
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
    11ce:	9a 83       	std	Y+2, r25	; 0x02
    11d0:	89 83       	std	Y+1, r24	; 0x01
	
	uint8_t *mosi;
	mosi = ((uint8_t *)(&address))+1;  // little endian so start at last byte to send MSB first
	SPDR = *mosi--;
    11d2:	8a 81       	ldd	r24, Y+2	; 0x02
    11d4:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & 0x80))
    11d6:	0d b4       	in	r0, 0x2d	; 45
    11d8:	07 fe       	sbrs	r0, 7
    11da:	fd cf       	rjmp	.-6      	; 0x11d6 <spiSend2ByteBigEndian+0x14>
		;      // wait for transmit
	SPDR = *mosi;
    11dc:	89 81       	ldd	r24, Y+1	; 0x01
    11de:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & 0x80))
    11e0:	0d b4       	in	r0, 0x2d	; 45
    11e2:	07 fe       	sbrs	r0, 7
    11e4:	fd cf       	rjmp	.-6      	; 0x11e0 <spiSend2ByteBigEndian+0x1e>
		;      // wait for transmit
		
}
    11e6:	0f 90       	pop	r0
    11e8:	0f 90       	pop	r0
    11ea:	df 91       	pop	r29
    11ec:	cf 91       	pop	r28
    11ee:	08 95       	ret

000011f0 <spi_buckCtrlDac>:
	
	// Set all channels to zero Volts.
	selectOpticsDAC();
	spiTransferByte(SET_ALL_CHANNELS);   //
	spiTransferByte(0x00);
	deSelectOpticsDAC();	
    11f0:	ef 92       	push	r14
    11f2:	ff 92       	push	r15
    11f4:	1f 93       	push	r17
    11f6:	cf 93       	push	r28
    11f8:	df 93       	push	r29
    11fa:	eb 01       	movw	r28, r22
    11fc:	18 2f       	mov	r17, r24
    11fe:	17 70       	andi	r17, 0x07	; 7
    1200:	90 e1       	ldi	r25, 0x10	; 16
    1202:	19 9f       	mul	r17, r25
    1204:	90 01       	movw	r18, r0
    1206:	11 24       	eor	r1, r1
    1208:	e7 2e       	mov	r14, r23
    120a:	ff 24       	eor	r15, r15
    120c:	ab 01       	movw	r20, r22
    120e:	55 27       	eor	r21, r21
    1210:	5f 93       	push	r21
    1212:	4f 93       	push	r20
    1214:	2e 29       	or	r18, r14
    1216:	3f 29       	or	r19, r15
    1218:	3f 93       	push	r19
    121a:	2f 93       	push	r18
    121c:	df 93       	push	r29
    121e:	6f 93       	push	r22
    1220:	1f 92       	push	r1
    1222:	8f 93       	push	r24
    1224:	8b e0       	ldi	r24, 0x0B	; 11
    1226:	95 e0       	ldi	r25, 0x05	; 5
    1228:	9f 93       	push	r25
    122a:	8f 93       	push	r24
    122c:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    1230:	e2 de       	rcall	.-572    	; 0xff6 <selectBuckCtrlDAC>
    1232:	81 2f       	mov	r24, r17
    1234:	82 95       	swap	r24
    1236:	80 7f       	andi	r24, 0xF0	; 240
    1238:	8e 29       	or	r24, r14
    123a:	9a df       	rcall	.-204    	; 0x1170 <spiTransferByte>
    123c:	8c 2f       	mov	r24, r28
    123e:	98 df       	rcall	.-208    	; 0x1170 <spiTransferByte>
    1240:	e0 de       	rcall	.-576    	; 0x1002 <deSelectBuckCtrlDAC>
    1242:	8d b7       	in	r24, 0x3d	; 61
    1244:	9e b7       	in	r25, 0x3e	; 62
    1246:	0a 96       	adiw	r24, 0x0a	; 10
    1248:	0f b6       	in	r0, 0x3f	; 63
    124a:	f8 94       	cli
    124c:	9e bf       	out	0x3e, r25	; 62
    124e:	0f be       	out	0x3f, r0	; 63
    1250:	8d bf       	out	0x3d, r24	; 61
    1252:	df 91       	pop	r29
    1254:	cf 91       	pop	r28
    1256:	1f 91       	pop	r17
    1258:	ff 90       	pop	r15
    125a:	ef 90       	pop	r14
    125c:	08 95       	ret

0000125e <spi_OpticsDAC>:

 Set OPTICS DAC channel to (12 bit) value	

 ***********************************************/
void spi_OpticsDAC(uint8_t channel, uint16_t value)
{
    125e:	ef 92       	push	r14
    1260:	ff 92       	push	r15
    1262:	1f 93       	push	r17
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	eb 01       	movw	r28, r22
    126a:	18 2f       	mov	r17, r24
    126c:	17 70       	andi	r17, 0x07	; 7
	printf ("Optics DAC 0x%X value = 0x%3X.   0x%02x  0x%02x\n", channel, value,   ((channel & 0x7) << 4)  | (value >> 8),  value & 0xFF);
    126e:	90 e1       	ldi	r25, 0x10	; 16
    1270:	19 9f       	mul	r17, r25
    1272:	90 01       	movw	r18, r0
    1274:	11 24       	eor	r1, r1
    1276:	e7 2e       	mov	r14, r23
    1278:	ff 24       	eor	r15, r15
    127a:	ab 01       	movw	r20, r22
    127c:	55 27       	eor	r21, r21
    127e:	5f 93       	push	r21
    1280:	4f 93       	push	r20
    1282:	2e 29       	or	r18, r14
    1284:	3f 29       	or	r19, r15
    1286:	3f 93       	push	r19
    1288:	2f 93       	push	r18
    128a:	df 93       	push	r29
    128c:	6f 93       	push	r22
    128e:	1f 92       	push	r1
    1290:	8f 93       	push	r24
    1292:	8c e3       	ldi	r24, 0x3C	; 60
    1294:	95 e0       	ldi	r25, 0x05	; 5
    1296:	9f 93       	push	r25
    1298:	8f 93       	push	r24
    129a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>

	selectOpticsDAC();
    129e:	93 de       	rcall	.-730    	; 0xfc6 <selectOpticsDAC>
	spiTransferByte( ((channel & 0x7) << 4)  | (value >> 8) );  // channel in bits 14:12.  12 Bit DAC Value in bits 11:0
    12a0:	81 2f       	mov	r24, r17
    12a2:	82 95       	swap	r24
    12a4:	80 7f       	andi	r24, 0xF0	; 240
    12a6:	8e 29       	or	r24, r14
    12a8:	63 df       	rcall	.-314    	; 0x1170 <spiTransferByte>
	spiTransferByte(value & 0xFF);  // little endian so spiTransferByte(value); should work just as well.
    12aa:	8c 2f       	mov	r24, r28
    12ac:	61 df       	rcall	.-318    	; 0x1170 <spiTransferByte>
	deSelectOpticsDAC(); 
    12ae:	91 de       	rcall	.-734    	; 0xfd2 <deSelectOpticsDAC>
    12b0:	8d b7       	in	r24, 0x3d	; 61
}
    12b2:	9e b7       	in	r25, 0x3e	; 62
    12b4:	0a 96       	adiw	r24, 0x0a	; 10
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	f8 94       	cli
    12ba:	9e bf       	out	0x3e, r25	; 62
    12bc:	0f be       	out	0x3f, r0	; 63
    12be:	8d bf       	out	0x3d, r24	; 61
    12c0:	df 91       	pop	r29
    12c2:	cf 91       	pop	r28
    12c4:	1f 91       	pop	r17
    12c6:	ff 90       	pop	r15
    12c8:	ef 90       	pop	r14
    12ca:	08 95       	ret

000012cc <spi_OpticsDAC_BroadCast>:
    12cc:	cf 93       	push	r28


void spi_OpticsDAC_BroadCast(uint16_t value)
{
    12ce:	df 93       	push	r29
    12d0:	c8 2f       	mov	r28, r24
    12d2:	d9 2f       	mov	r29, r25
	printf ("in OpticsDac BroadCast\n");
    12d4:	8d e6       	ldi	r24, 0x6D	; 109
    12d6:	95 e0       	ldi	r25, 0x05	; 5
    12d8:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	selectOpticsDAC();
    12dc:	74 de       	rcall	.-792    	; 0xfc6 <selectOpticsDAC>
	spiTransferByte(SET_ALL_CHANNELS | (value>>8) );
    12de:	8d 2f       	mov	r24, r29
    12e0:	80 6c       	ori	r24, 0xC0	; 192
    12e2:	46 df       	rcall	.-372    	; 0x1170 <spiTransferByte>
	spiTransferByte(value & 0xFF);  // little endian so spiTransferByte(value); should work just as well.
    12e4:	8c 2f       	mov	r24, r28
    12e6:	44 df       	rcall	.-376    	; 0x1170 <spiTransferByte>
	deSelectOpticsDAC();
    12e8:	74 de       	rcall	.-792    	; 0xfd2 <deSelectOpticsDAC>
    12ea:	df 91       	pop	r29
}
    12ec:	cf 91       	pop	r28
    12ee:	08 95       	ret

000012f0 <spi_OpticsBuckCtl_BroadCast>:
    12f0:	cf 93       	push	r28


void spi_OpticsBuckCtl_BroadCast(uint16_t value)
{
    12f2:	df 93       	push	r29
    12f4:	c8 2f       	mov	r28, r24
    12f6:	d9 2f       	mov	r29, r25
	printf ("in BUCK Dac BroadCast\n");
    12f8:	84 e8       	ldi	r24, 0x84	; 132
    12fa:	95 e0       	ldi	r25, 0x05	; 5
    12fc:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>

	selectBuckCtrlDAC();
    1300:	7a de       	rcall	.-780    	; 0xff6 <selectBuckCtrlDAC>
	spiTransferByte(SET_ALL_CHANNELS | (value>>8) );
    1302:	8d 2f       	mov	r24, r29
    1304:	80 6c       	ori	r24, 0xC0	; 192
    1306:	34 df       	rcall	.-408    	; 0x1170 <spiTransferByte>
	spiTransferByte(value & 0xFF);  // little endian so spiTransferByte(value); should work just as well.
    1308:	8c 2f       	mov	r24, r28
    130a:	32 df       	rcall	.-412    	; 0x1170 <spiTransferByte>
	deSelectBuckCtrlDAC();
    130c:	7a de       	rcall	.-780    	; 0x1002 <deSelectBuckCtrlDAC>
    130e:	df 91       	pop	r29
}
    1310:	cf 91       	pop	r28
    1312:	08 95       	ret

00001314 <spi_FRAM_writeEnable>:
 *  send write enable command to FRAM.  CS must go high after byte sent for command to execute.
 *
 ********************************************************************************/
void spi_FRAM_writeEnable(void)
 {
	 selectFRAM();
    1314:	50 de       	rcall	.-864    	; 0xfb6 <selectFRAM>
	 spiTransferByte(FRAM_WR_ENABLE);  
    1316:	86 e0       	ldi	r24, 0x06	; 6
	 deSelectFRAM();
    1318:	2b df       	rcall	.-426    	; 0x1170 <spiTransferByte>
    131a:	51 ce       	rjmp	.-862    	; 0xfbe <deSelectFRAM>
    131c:	08 95       	ret

0000131e <FRAM_ReadStatusRegister>:
 
 *
 ********************************************************************************/
 
 uint8_t FRAM_ReadStatusRegister(void)
 {
    131e:	cf 93       	push	r28
	 uint8_t i;
	 
	 selectFRAM();
    1320:	4a de       	rcall	.-876    	; 0xfb6 <selectFRAM>
	 spiTransferByte(FRAM_RDSR);  // send Read Status Register opcode	 
    1322:	85 e0       	ldi	r24, 0x05	; 5
    1324:	25 df       	rcall	.-438    	; 0x1170 <spiTransferByte>
	 i = spiTransferByte(0);  //   
    1326:	80 e0       	ldi	r24, 0x00	; 0
    1328:	23 df       	rcall	.-442    	; 0x1170 <spiTransferByte>
    132a:	c8 2f       	mov	r28, r24
	 deSelectFRAM();
    132c:	48 de       	rcall	.-880    	; 0xfbe <deSelectFRAM>
    132e:	1f 92       	push	r1
	 printf("0x%02X\n",i);
    1330:	cf 93       	push	r28
    1332:	8d ef       	ldi	r24, 0xFD	; 253
    1334:	96 e0       	ldi	r25, 0x06	; 6
    1336:	9f 93       	push	r25
    1338:	8f 93       	push	r24
    133a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    133e:	0f 90       	pop	r0
	 return i; 
    1340:	0f 90       	pop	r0
    1342:	0f 90       	pop	r0
    1344:	0f 90       	pop	r0
    1346:	8c 2f       	mov	r24, r28
 }
    1348:	cf 91       	pop	r28
    134a:	08 95       	ret

0000134c <spi_FRAM_write>:
    134c:	ef 92       	push	r14
 *  Write numBytes to FRAM 
 *
 ********************************************************************************/

void spi_FRAM_write(uint16_t address, uint8_t *mosi, uint16_t numBytes)
{
    134e:	ff 92       	push	r15
    1350:	0f 93       	push	r16
    1352:	1f 93       	push	r17
    1354:	cf 93       	push	r28
    1356:	df 93       	push	r29
    1358:	8c 01       	movw	r16, r24
    135a:	7b 01       	movw	r14, r22
    135c:	ea 01       	movw	r28, r20
	
	
	if (address + numBytes > FRAM_SIZE)
    135e:	84 0f       	add	r24, r20
    1360:	95 1f       	adc	r25, r21
    1362:	81 30       	cpi	r24, 0x01	; 1
    1364:	90 42       	sbci	r25, 0x20	; 32
    1366:	20 f0       	brcs	.+8      	; 0x1370 <spi_FRAM_write+0x24>
	{ 
		printf("FW ERROR, writing past end of FRAM\n");
    1368:	8a e9       	ldi	r24, 0x9A	; 154
    136a:	95 e0       	ldi	r25, 0x05	; 5
    136c:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	}
	
	
	spi_FRAM_writeEnable();     // may not need this after written once
    1370:	d1 df       	rcall	.-94     	; 0x1314 <spi_FRAM_writeEnable>
	selectFRAM();	
    1372:	21 de       	rcall	.-958    	; 0xfb6 <selectFRAM>
	spiTransferByte(FRAM_WRITE);    // send Write opcode;
    1374:	82 e0       	ldi	r24, 0x02	; 2
    1376:	fc de       	rcall	.-520    	; 0x1170 <spiTransferByte>
	spiSend2ByteBigEndian(address);
    1378:	c8 01       	movw	r24, r16
    137a:	23 df       	rcall	.-442    	; 0x11c2 <spiSend2ByteBigEndian>
	spiSendBytes(mosi, numBytes);
    137c:	be 01       	movw	r22, r28
    137e:	c7 01       	movw	r24, r14
    1380:	fd de       	rcall	.-518    	; 0x117c <spiSendBytes>
    1382:	1d de       	rcall	.-966    	; 0xfbe <deSelectFRAM>
	deSelectFRAM();
    1384:	df 91       	pop	r29
    1386:	cf 91       	pop	r28
}
    1388:	1f 91       	pop	r17
    138a:	0f 91       	pop	r16
    138c:	ff 90       	pop	r15
    138e:	ef 90       	pop	r14
    1390:	08 95       	ret

00001392 <spi_FRAM_read>:
    1392:	cf 92       	push	r12
    1394:	df 92       	push	r13
 *
 ********************************************************************************/


void spi_FRAM_read(uint16_t address, uint8_t *miso, uint16_t numBytes)
{
    1396:	ef 92       	push	r14
    1398:	ff 92       	push	r15
    139a:	0f 93       	push	r16
    139c:	1f 93       	push	r17
    139e:	cf 93       	push	r28
    13a0:	df 93       	push	r29
    13a2:	c8 2f       	mov	r28, r24
    13a4:	d9 2f       	mov	r29, r25
    13a6:	8b 01       	movw	r16, r22
    13a8:	6a 01       	movw	r12, r20
	selectFRAM();	
    13aa:	05 de       	rcall	.-1014   	; 0xfb6 <selectFRAM>
//	spi_chipSelect(CSFRAM);
	spiTransferByte(FRAM_READ);    // send Read opcode;
    13ac:	83 e0       	ldi	r24, 0x03	; 3
    13ae:	e0 de       	rcall	.-576    	; 0x1170 <spiTransferByte>
	spiTransferByte( (uint8_t) (address>>8));    // MSB first
    13b0:	8d 2f       	mov	r24, r29
    13b2:	de de       	rcall	.-580    	; 0x1170 <spiTransferByte>
	spiTransferByte( (uint8_t) (address & 0xFF) );
    13b4:	8c 2f       	mov	r24, r28
    13b6:	dc de       	rcall	.-584    	; 0x1170 <spiTransferByte>
    13b8:	c0 e0       	ldi	r28, 0x00	; 0
	
	//	SPCR &=  ~_BV(SPE);   	//disable SPI hardware for bit-bang read
	//	DISABLE_INTERRUPTS;
	for (uint16_t i=0;i<numBytes;i++)
    13ba:	d0 e0       	ldi	r29, 0x00	; 0
    13bc:	0a c0       	rjmp	.+20     	; 0x13d2 <spi_FRAM_read+0x40>
    13be:	78 01       	movw	r14, r16
	{
		//#if BOARD_REVISION_C			// Board REV C needs bit bang SPI for FRAM.
		//		*miso++ = FRAMgetByte();
		//#else
		*miso++ = spiTransferByte(0);
    13c0:	8f ef       	ldi	r24, 0xFF	; 255
    13c2:	e8 1a       	sub	r14, r24
    13c4:	f8 0a       	sbc	r15, r24
    13c6:	80 e0       	ldi	r24, 0x00	; 0
    13c8:	d3 de       	rcall	.-602    	; 0x1170 <spiTransferByte>
    13ca:	f8 01       	movw	r30, r16
    13cc:	80 83       	st	Z, r24
    13ce:	21 96       	adiw	r28, 0x01	; 1
    13d0:	87 01       	movw	r16, r14
	spiTransferByte( (uint8_t) (address>>8));    // MSB first
	spiTransferByte( (uint8_t) (address & 0xFF) );
	
	//	SPCR &=  ~_BV(SPE);   	//disable SPI hardware for bit-bang read
	//	DISABLE_INTERRUPTS;
	for (uint16_t i=0;i<numBytes;i++)
    13d2:	cc 15       	cp	r28, r12
    13d4:	dd 05       	cpc	r29, r13
    13d6:	98 f3       	brcs	.-26     	; 0x13be <spi_FRAM_read+0x2c>
		*miso++ = spiTransferByte(0);
		//#endif
	}

//	spi_chipDeSelect(CSFRAM);
	deSelectFRAM();
    13d8:	f2 dd       	rcall	.-1052   	; 0xfbe <deSelectFRAM>
    13da:	df 91       	pop	r29
	//	ENABLE_INTERRUPTS;
	//	SPCR |=  _BV(SPE);  // enable SPI
}
    13dc:	cf 91       	pop	r28
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	df 90       	pop	r13
    13e8:	cf 90       	pop	r12
    13ea:	08 95       	ret

000013ec <read_FRAM_DeviceID>:
    13ec:	cf 93       	push	r28
	deSelectFRAM();
}
*/

void read_FRAM_DeviceID(void)
{
    13ee:	df 93       	push	r29
    13f0:	00 d0       	rcall	.+0      	; 0x13f2 <read_FRAM_DeviceID+0x6>
    13f2:	1f 92       	push	r1
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
	uint8_t miso[4];
	selectFRAM();
    13f8:	de dd       	rcall	.-1092   	; 0xfb6 <selectFRAM>
	spiTransferByte(FRAM_RDID);    
    13fa:	8f ea       	ldi	r24, 0xAF	; 175
    13fc:	b9 de       	rcall	.-654    	; 0x1170 <spiTransferByte>
	spiGetBytes(miso, 4);
    13fe:	64 e0       	ldi	r22, 0x04	; 4
    1400:	70 e0       	ldi	r23, 0x00	; 0
    1402:	ce 01       	movw	r24, r28
    1404:	01 96       	adiw	r24, 0x01	; 1
	deSelectFRAM();
    1406:	cc de       	rcall	.-616    	; 0x11a0 <spiGetBytes>
    1408:	da dd       	rcall	.-1100   	; 0xfbe <deSelectFRAM>
	printf("%X : %X : %X : %X\n", miso[0],miso[1],miso[2], miso[3]);
    140a:	3c 81       	ldd	r19, Y+4	; 0x04
    140c:	2b 81       	ldd	r18, Y+3	; 0x03
    140e:	9a 81       	ldd	r25, Y+2	; 0x02
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	1f 92       	push	r1
    1414:	3f 93       	push	r19
    1416:	1f 92       	push	r1
    1418:	2f 93       	push	r18
    141a:	1f 92       	push	r1
    141c:	9f 93       	push	r25
    141e:	1f 92       	push	r1
    1420:	8f 93       	push	r24
    1422:	8d eb       	ldi	r24, 0xBD	; 189
    1424:	95 e0       	ldi	r25, 0x05	; 5
    1426:	9f 93       	push	r25
    1428:	8f 93       	push	r24
    142a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
	

	
}
    142e:	0f b6       	in	r0, 0x3f	; 63
    1430:	f8 94       	cli
    1432:	de bf       	out	0x3e, r29	; 62
    1434:	0f be       	out	0x3f, r0	; 63
    1436:	cd bf       	out	0x3d, r28	; 61
    1438:	0f 90       	pop	r0
    143a:	0f 90       	pop	r0
    143c:	0f 90       	pop	r0
    143e:	0f 90       	pop	r0
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	08 95       	ret

00001446 <wrFRAM>:


void wrFRAM(void)
{
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	28 97       	sbiw	r28, 0x08	; 8
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	f8 94       	cli
    1454:	de bf       	out	0x3e, r29	; 62
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	cd bf       	out	0x3d, r28	; 61
	
	
	spi_FRAM_writeEnable();
    145a:	5c df       	rcall	.-328    	; 0x1314 <spi_FRAM_writeEnable>

	uint8_t  miso[4], mosi[4];
	mosi[0] = 31;
    145c:	8f e1       	ldi	r24, 0x1F	; 31
    145e:	8d 83       	std	Y+5, r24	; 0x05
	mosi[1] = 65;
    1460:	81 e4       	ldi	r24, 0x41	; 65
    1462:	8e 83       	std	Y+6, r24	; 0x06
	mosi[2] = 129;
    1464:	81 e8       	ldi	r24, 0x81	; 129
    1466:	8f 83       	std	Y+7, r24	; 0x07
	mosi[3] = 250;
    1468:	8a ef       	ldi	r24, 0xFA	; 250
    146a:	88 87       	std	Y+8, r24	; 0x08
	spi_FRAM_write(1024, mosi, 4);
    146c:	44 e0       	ldi	r20, 0x04	; 4
    146e:	50 e0       	ldi	r21, 0x00	; 0
    1470:	be 01       	movw	r22, r28
    1472:	6b 5f       	subi	r22, 0xFB	; 251
    1474:	7f 4f       	sbci	r23, 0xFF	; 255
    1476:	80 e0       	ldi	r24, 0x00	; 0
    1478:	94 e0       	ldi	r25, 0x04	; 4
    147a:	68 df       	rcall	.-304    	; 0x134c <spi_FRAM_write>

	spi_FRAM_read(1024, miso, 4);
    147c:	44 e0       	ldi	r20, 0x04	; 4
    147e:	50 e0       	ldi	r21, 0x00	; 0
    1480:	be 01       	movw	r22, r28
    1482:	6f 5f       	subi	r22, 0xFF	; 255
    1484:	7f 4f       	sbci	r23, 0xFF	; 255
    1486:	80 e0       	ldi	r24, 0x00	; 0
    1488:	94 e0       	ldi	r25, 0x04	; 4
    148a:	83 df       	rcall	.-250    	; 0x1392 <spi_FRAM_read>
	printf("%X %X %X %X\n", miso[0],miso[1],miso[2], miso[3]);		
    148c:	3c 81       	ldd	r19, Y+4	; 0x04
    148e:	2b 81       	ldd	r18, Y+3	; 0x03
    1490:	9a 81       	ldd	r25, Y+2	; 0x02
    1492:	89 81       	ldd	r24, Y+1	; 0x01
    1494:	1f 92       	push	r1
    1496:	3f 93       	push	r19
    1498:	1f 92       	push	r1
    149a:	2f 93       	push	r18
    149c:	1f 92       	push	r1
    149e:	9f 93       	push	r25
    14a0:	1f 92       	push	r1
    14a2:	8f 93       	push	r24
    14a4:	80 ed       	ldi	r24, 0xD0	; 208
    14a6:	95 e0       	ldi	r25, 0x05	; 5
    14a8:	9f 93       	push	r25
    14aa:	8f 93       	push	r24
    14ac:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
}
    14b0:	0f b6       	in	r0, 0x3f	; 63
    14b2:	f8 94       	cli
    14b4:	de bf       	out	0x3e, r29	; 62
    14b6:	0f be       	out	0x3f, r0	; 63
    14b8:	cd bf       	out	0x3d, r28	; 61
    14ba:	28 96       	adiw	r28, 0x08	; 8
    14bc:	0f b6       	in	r0, 0x3f	; 63
    14be:	f8 94       	cli
    14c0:	de bf       	out	0x3e, r29	; 62
    14c2:	0f be       	out	0x3f, r0	; 63
    14c4:	cd bf       	out	0x3d, r28	; 61
    14c6:	df 91       	pop	r29
    14c8:	cf 91       	pop	r28
    14ca:	08 95       	ret

000014cc <framSaveSerialNumber>:

void framSaveSerialNumber(uint16_t SN)
{
	serialNumber = SN;
    14cc:	90 93 d9 07 	sts	0x07D9, r25	; 0x8007d9 <serialNumber+0x1>
    14d0:	80 93 d8 07 	sts	0x07D8, r24	; 0x8007d8 <serialNumber>
	spi_FRAM_write(SN_ADDRESS, (uint8_t *) &serialNumber, 2);
    14d4:	42 e0       	ldi	r20, 0x02	; 2
    14d6:	50 e0       	ldi	r21, 0x00	; 0
    14d8:	68 ed       	ldi	r22, 0xD8	; 216
    14da:	77 e0       	ldi	r23, 0x07	; 7
    14dc:	80 e0       	ldi	r24, 0x00	; 0
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	35 cf       	rjmp	.-406    	; 0x134c <spi_FRAM_write>
    14e2:	08 95       	ret

000014e4 <framReadSerialNumber>:
}

void framReadSerialNumber(void)
{
	spi_FRAM_read(SN_ADDRESS,  (uint8_t *)&serialNumber, 2    );
    14e4:	42 e0       	ldi	r20, 0x02	; 2
    14e6:	50 e0       	ldi	r21, 0x00	; 0
    14e8:	68 ed       	ldi	r22, 0xD8	; 216
    14ea:	77 e0       	ldi	r23, 0x07	; 7
    14ec:	80 e0       	ldi	r24, 0x00	; 0
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	50 df       	rcall	.-352    	; 0x1392 <spi_FRAM_read>
	printf("SN:%u\n", serialNumber);
    14f2:	80 91 d9 07 	lds	r24, 0x07D9	; 0x8007d9 <serialNumber+0x1>
    14f6:	8f 93       	push	r24
    14f8:	80 91 d8 07 	lds	r24, 0x07D8	; 0x8007d8 <serialNumber>
    14fc:	8f 93       	push	r24
    14fe:	8d ed       	ldi	r24, 0xDD	; 221
    1500:	95 e0       	ldi	r25, 0x05	; 5
    1502:	9f 93       	push	r25
    1504:	8f 93       	push	r24
    1506:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
}
    150a:	0f 90       	pop	r0
    150c:	0f 90       	pop	r0
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	08 95       	ret

00001514 <spi_RTC_Write>:
*   Transfer Bytes to the RTC via the SPI port.
*   first byte is the write command and register address
*
************************************/
uint8_t spi_RTC_Write(uint8_t addr, uint8_t *mosi,  uint8_t numBytes)
{
    1514:	0f 93       	push	r16
    1516:	1f 93       	push	r17
    1518:	cf 93       	push	r28
    151a:	df 93       	push	r29
    151c:	d8 2f       	mov	r29, r24
    151e:	8b 01       	movw	r16, r22
    1520:	c4 2f       	mov	r28, r20
	selectRTC();
    1522:	87 dd       	rcall	.-1266   	; 0x1032 <selectRTC>
	spiTransferByte( RTC_WRITE_CMD | addr);
    1524:	8d 2f       	mov	r24, r29
    1526:	80 62       	ori	r24, 0x20	; 32
    1528:	23 de       	rcall	.-954    	; 0x1170 <spiTransferByte>
	spiSendBytes(mosi, numBytes);
    152a:	6c 2f       	mov	r22, r28
    152c:	70 e0       	ldi	r23, 0x00	; 0
    152e:	c8 01       	movw	r24, r16
	deSelectRTC();
    1530:	25 de       	rcall	.-950    	; 0x117c <spiSendBytes>
    1532:	79 dd       	rcall	.-1294   	; 0x1026 <deSelectRTC>
	return numBytes;
}
    1534:	8c 2f       	mov	r24, r28
    1536:	df 91       	pop	r29
    1538:	cf 91       	pop	r28
    153a:	1f 91       	pop	r17
    153c:	0f 91       	pop	r16
    153e:	08 95       	ret

00001540 <spi_RTC_Read>:

uint8_t spi_RTC_Read(uint8_t addr, uint8_t *miso,  uint8_t numBytes)
{
    1540:	0f 93       	push	r16
    1542:	1f 93       	push	r17
    1544:	cf 93       	push	r28
    1546:	df 93       	push	r29
    1548:	d8 2f       	mov	r29, r24
    154a:	8b 01       	movw	r16, r22
    154c:	c4 2f       	mov	r28, r20
	selectRTC();
    154e:	71 dd       	rcall	.-1310   	; 0x1032 <selectRTC>
	spiTransferByte(RTC_READ_CMD | addr);
    1550:	8d 2f       	mov	r24, r29
    1552:	80 6a       	ori	r24, 0xA0	; 160
    1554:	0d de       	rcall	.-998    	; 0x1170 <spiTransferByte>
	spiGetBytes(miso, numBytes);
    1556:	6c 2f       	mov	r22, r28
    1558:	70 e0       	ldi	r23, 0x00	; 0
    155a:	c8 01       	movw	r24, r16
	deSelectRTC();
    155c:	21 de       	rcall	.-958    	; 0x11a0 <spiGetBytes>
    155e:	63 dd       	rcall	.-1338   	; 0x1026 <deSelectRTC>
	return numBytes;
}
    1560:	8c 2f       	mov	r24, r28
    1562:	df 91       	pop	r29
    1564:	cf 91       	pop	r28
    1566:	1f 91       	pop	r17
    1568:	0f 91       	pop	r16
    156a:	08 95       	ret

0000156c <getMuxConfiguration>:
*   Arguments: None
*
*      Return: active mux channel(s)
*******************************************************************************/
uint8_t getMuxConfiguration(void)
{
    156c:	cf 93       	push	r28
    156e:	df 93       	push	r29
    1570:	1f 92       	push	r1
    1572:	cd b7       	in	r28, 0x3d	; 61
    1574:	de b7       	in	r29, 0x3e	; 62
	uint8_t channel;
	if (twi_read_bytes(I2C_PCA9546_MUX_ADDR, &channel, 1))
    1576:	41 e0       	ldi	r20, 0x01	; 1
    1578:	50 e0       	ldi	r21, 0x00	; 0
    157a:	be 01       	movw	r22, r28
    157c:	6f 5f       	subi	r22, 0xFF	; 255
    157e:	7f 4f       	sbci	r23, 0xFF	; 255
    1580:	80 e7       	ldi	r24, 0x70	; 112
    1582:	80 d1       	rcall	.+768    	; 0x1884 <twi_read_bytes>
    1584:	89 2b       	or	r24, r25
    1586:	21 f0       	breq	.+8      	; 0x1590 <getMuxConfiguration+0x24>
	{
		printf("error reading mux channel\n");
    1588:	84 ee       	ldi	r24, 0xE4	; 228
    158a:	95 e0       	ldi	r25, 0x05	; 5
    158c:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
	}
	return channel;
}
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	0f 90       	pop	r0
    1594:	df 91       	pop	r29
    1596:	cf 91       	pop	r28
    1598:	08 95       	ret

0000159a <setI2Cmux>:
*   Arguments: whichMaes
*
*      Return: active muxchannel(s)
*******************************************************************************/
uint8_t setI2Cmux(uint8_t whichMUXch)
{
    159a:	cf 93       	push	r28
    159c:	df 93       	push	r29
    159e:	1f 92       	push	r1
    15a0:	cd b7       	in	r28, 0x3d	; 61
    15a2:	de b7       	in	r29, 0x3e	; 62
    15a4:	89 83       	std	Y+1, r24	; 0x01
//	uint8_t bytesWritten=0;
	uint8_t ret_code = RETURN_OK;
	static  uint8_t numErrors[4] = {0,0,0,0};
	if ( whichMUXch<4 ) // one and only one channel selected?  0 is none selected; NOTE (x=whichMUXch-1) selects SDAx/SLAx 
    15a6:	84 30       	cpi	r24, 0x04	; 4
    15a8:	08 f0       	brcs	.+2      	; 0x15ac <setI2Cmux+0x12>
    15aa:	4f c0       	rjmp	.+158    	; 0x164a <setI2Cmux+0xb0>
	{
			printf ("whichMUXch = %d \n", whichMUXch);
    15ac:	1f 92       	push	r1
    15ae:	8f 93       	push	r24
    15b0:	8e ef       	ldi	r24, 0xFE	; 254
    15b2:	95 e0       	ldi	r25, 0x05	; 5
    15b4:	9f 93       	push	r25
    15b6:	8f 93       	push	r24
    15b8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
		if (twi_write_bytes(I2C_PCA9546_MUX_ADDR, &whichMUXch, 1))
    15bc:	41 e0       	ldi	r20, 0x01	; 1
    15be:	be 01       	movw	r22, r28
    15c0:	6f 5f       	subi	r22, 0xFF	; 255
    15c2:	7f 4f       	sbci	r23, 0xFF	; 255
    15c4:	80 e7       	ldi	r24, 0x70	; 112
    15c6:	e7 d0       	rcall	.+462    	; 0x1796 <twi_write_bytes>
    15c8:	0f 90       	pop	r0
    15ca:	0f 90       	pop	r0
    15cc:	0f 90       	pop	r0
    15ce:	0f 90       	pop	r0
    15d0:	89 2b       	or	r24, r25
    15d2:	09 f1       	breq	.+66     	; 0x1616 <setI2Cmux+0x7c>
		{
			if (numErrors[whichMUXch] > 6) {
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	e8 2f       	mov	r30, r24
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	e9 57       	subi	r30, 0x79	; 121
    15dc:	f9 4f       	sbci	r31, 0xF9	; 249
    15de:	90 81       	ld	r25, Z
    15e0:	97 30       	cpi	r25, 0x07	; 7
//				flagError(I2C_LATCH);  // cleared only on reset
				init_twi();
    15e2:	58 f0       	brcs	.+22     	; 0x15fa <setI2Cmux+0x60>
    15e4:	61 d0       	rcall	.+194    	; 0x16a8 <init_twi>
				printf(" el ");
    15e6:	80 e1       	ldi	r24, 0x10	; 16
    15e8:	96 e0       	ldi	r25, 0x06	; 6
    15ea:	9f 93       	push	r25
    15ec:	8f 93       	push	r24
    15ee:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    15f2:	0f 90       	pop	r0
    15f4:	0f 90       	pop	r0
			}
			else
				printf("ERROR - Setting MUX Channel = %d\n", whichMUXch);
			ret_code = RETURN_ERROR;
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	39 c0       	rjmp	.+114    	; 0x166c <setI2Cmux+0xd2>
//				flagError(I2C_LATCH);  // cleared only on reset
				init_twi();
				printf(" el ");
			}
			else
				printf("ERROR - Setting MUX Channel = %d\n", whichMUXch);
    15fa:	1f 92       	push	r1
    15fc:	8f 93       	push	r24
    15fe:	85 e1       	ldi	r24, 0x15	; 21
    1600:	96 e0       	ldi	r25, 0x06	; 6
    1602:	9f 93       	push	r25
    1604:	8f 93       	push	r24
    1606:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	0f 90       	pop	r0
			ret_code = RETURN_ERROR;
    1612:	81 e0       	ldi	r24, 0x01	; 1
		}
		else if (getMuxConfiguration() != whichMUXch )
    1614:	2b c0       	rjmp	.+86     	; 0x166c <setI2Cmux+0xd2>
    1616:	aa df       	rcall	.-172    	; 0x156c <getMuxConfiguration>
    1618:	99 81       	ldd	r25, Y+1	; 0x01
    161a:	89 17       	cp	r24, r25
    161c:	21 f1       	breq	.+72     	; 0x1666 <setI2Cmux+0xcc>
		{
			printf("ERROR - failed to confirm MUX channel.\r\n");
    161e:	87 e3       	ldi	r24, 0x37	; 55
    1620:	96 e0       	ldi	r25, 0x06	; 6
    1622:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
			if (numErrors[whichMUXch] > 6) {
    1626:	e9 81       	ldd	r30, Y+1	; 0x01
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	e9 57       	subi	r30, 0x79	; 121
    162c:	f9 4f       	sbci	r31, 0xF9	; 249
    162e:	80 81       	ld	r24, Z
    1630:	87 30       	cpi	r24, 0x07	; 7
//				flagError(I2C_LATCH);  // cleared only on reset
				init_twi();
    1632:	d8 f0       	brcs	.+54     	; 0x166a <setI2Cmux+0xd0>
    1634:	39 d0       	rcall	.+114    	; 0x16a8 <init_twi>
				printf(" em ");
    1636:	8f e5       	ldi	r24, 0x5F	; 95
    1638:	96 e0       	ldi	r25, 0x06	; 6
    163a:	9f 93       	push	r25
    163c:	8f 93       	push	r24
    163e:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    1642:	0f 90       	pop	r0
    1644:	0f 90       	pop	r0
			}
			ret_code = RETURN_ERROR;
    1646:	81 e0       	ldi	r24, 0x01	; 1
    1648:	11 c0       	rjmp	.+34     	; 0x166c <setI2Cmux+0xd2>
		}
	}
	else
	{
		printf("ERROR - invalid MUX Channel = %d\r\n", whichMUXch);
    164a:	1f 92       	push	r1
    164c:	8f 93       	push	r24
    164e:	84 e6       	ldi	r24, 0x64	; 100
    1650:	96 e0       	ldi	r25, 0x06	; 6
    1652:	9f 93       	push	r25
    1654:	8f 93       	push	r24
    1656:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    165a:	0f 90       	pop	r0
    165c:	0f 90       	pop	r0
    165e:	0f 90       	pop	r0
    1660:	0f 90       	pop	r0
		ret_code = RETURN_ERROR;
    1662:	81 e0       	ldi	r24, 0x01	; 1
    1664:	03 c0       	rjmp	.+6      	; 0x166c <setI2Cmux+0xd2>
*      Return: active muxchannel(s)
*******************************************************************************/
uint8_t setI2Cmux(uint8_t whichMUXch)
{
//	uint8_t bytesWritten=0;
	uint8_t ret_code = RETURN_OK;
    1666:	80 e0       	ldi	r24, 0x00	; 0
    1668:	01 c0       	rjmp	.+2      	; 0x166c <setI2Cmux+0xd2>
			if (numErrors[whichMUXch] > 6) {
//				flagError(I2C_LATCH);  // cleared only on reset
				init_twi();
				printf(" em ");
			}
			ret_code = RETURN_ERROR;
    166a:	81 e0       	ldi	r24, 0x01	; 1
		printf("ERROR - invalid MUX Channel = %d\r\n", whichMUXch);
		ret_code = RETURN_ERROR;

	}
	return ret_code;
}
    166c:	0f 90       	pop	r0
    166e:	df 91       	pop	r29
    1670:	cf 91       	pop	r28
    1672:	08 95       	ret

00001674 <setStatus>:
  {
  	printf_P(message);
  	printf_P(s_fmt_twi_error, cr, status);
  }
  twi_stop();
}
    1674:	9f 93       	push	r25
    1676:	8f 93       	push	r24
    1678:	8b e8       	ldi	r24, 0x8B	; 139
    167a:	96 e0       	ldi	r25, 0x06	; 6
    167c:	9f 93       	push	r25
    167e:	8f 93       	push	r24
    1680:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    1684:	0f 90       	pop	r0
    1686:	0f 90       	pop	r0
    1688:	0f 90       	pop	r0
    168a:	0f 90       	pop	r0
    168c:	08 95       	ret

0000168e <showERRORcode>:
    168e:	1f 92       	push	r1
    1690:	8f 93       	push	r24
    1692:	8f e9       	ldi	r24, 0x9F	; 159
    1694:	96 e0       	ldi	r25, 0x06	; 6
    1696:	9f 93       	push	r25
    1698:	8f 93       	push	r24
    169a:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	0f 90       	pop	r0
    16a4:	0f 90       	pop	r0
    16a6:	08 95       	ret

000016a8 <init_twi>:
    16a8:	84 e9       	ldi	r24, 0x94	; 148
    16aa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    16ae:	eb e0       	ldi	r30, 0x0B	; 11
    16b0:	f1 e0       	ldi	r31, 0x01	; 1
    16b2:	80 81       	ld	r24, Z
    16b4:	8f 7b       	andi	r24, 0xBF	; 191
    16b6:	80 83       	st	Z, r24
    16b8:	80 e0       	ldi	r24, 0x00	; 0
    16ba:	05 c0       	rjmp	.+10     	; 0x16c6 <init_twi+0x1e>
    16bc:	e3 e0       	ldi	r30, 0x03	; 3
    16be:	f8 e4       	ldi	r31, 0x48	; 72
    16c0:	31 97       	sbiw	r30, 0x01	; 1
    16c2:	f1 f7       	brne	.-4      	; 0x16c0 <init_twi+0x18>
    16c4:	8f 5f       	subi	r24, 0xFF	; 255
    16c6:	84 31       	cpi	r24, 0x14	; 20
    16c8:	c8 f3       	brcs	.-14     	; 0x16bc <init_twi+0x14>
    16ca:	eb e0       	ldi	r30, 0x0B	; 11
    16cc:	f1 e0       	ldi	r31, 0x01	; 1
    16ce:	80 81       	ld	r24, Z
    16d0:	80 64       	ori	r24, 0x40	; 64
    16d2:	80 83       	st	Z, r24
    16d4:	80 e0       	ldi	r24, 0x00	; 0
    16d6:	05 c0       	rjmp	.+10     	; 0x16e2 <init_twi+0x3a>
    16d8:	e3 e0       	ldi	r30, 0x03	; 3
    16da:	f8 e4       	ldi	r31, 0x48	; 72
    16dc:	31 97       	sbiw	r30, 0x01	; 1
    16de:	f1 f7       	brne	.-4      	; 0x16dc <init_twi+0x34>
    16e0:	8f 5f       	subi	r24, 0xFF	; 255
    16e2:	84 31       	cpi	r24, 0x14	; 20
    16e4:	c8 f3       	brcs	.-14     	; 0x16d8 <init_twi+0x30>
    16e6:	eb e0       	ldi	r30, 0x0B	; 11
    16e8:	f1 e0       	ldi	r31, 0x01	; 1
    16ea:	80 81       	ld	r24, Z
    16ec:	8f 7b       	andi	r24, 0xBF	; 191
    16ee:	80 83       	st	Z, r24
    16f0:	80 e0       	ldi	r24, 0x00	; 0
    16f2:	05 c0       	rjmp	.+10     	; 0x16fe <init_twi+0x56>
    16f4:	e3 e0       	ldi	r30, 0x03	; 3
    16f6:	f8 e4       	ldi	r31, 0x48	; 72
    16f8:	31 97       	sbiw	r30, 0x01	; 1
    16fa:	f1 f7       	brne	.-4      	; 0x16f8 <init_twi+0x50>
    16fc:	8f 5f       	subi	r24, 0xFF	; 255
    16fe:	84 31       	cpi	r24, 0x14	; 20
    1700:	c8 f3       	brcs	.-14     	; 0x16f4 <init_twi+0x4c>
    1702:	eb e0       	ldi	r30, 0x0B	; 11
    1704:	f1 e0       	ldi	r31, 0x01	; 1
    1706:	80 81       	ld	r24, Z
    1708:	80 64       	ori	r24, 0x40	; 64
    170a:	80 83       	st	Z, r24
    170c:	e9 eb       	ldi	r30, 0xB9	; 185
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8c 7f       	andi	r24, 0xFC	; 252
    1714:	80 83       	st	Z, r24
    1716:	80 81       	ld	r24, Z
    1718:	80 83       	st	Z, r24
    171a:	80 e1       	ldi	r24, 0x10	; 16
    171c:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
    1720:	ec eb       	ldi	r30, 0xBC	; 188
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	80 81       	ld	r24, Z
    1726:	84 60       	ori	r24, 0x04	; 4
    1728:	80 83       	st	Z, r24
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	80 93 da 07 	sts	0x07DA, r24	; 0x8007da <verbose>
    1730:	08 95       	ret

00001732 <twi_start>:
    1732:	84 ea       	ldi	r24, 0xA4	; 164
    1734:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1738:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    173c:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
    1740:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1744:	88 23       	and	r24, r24
    1746:	34 f0       	brlt	.+12     	; 0x1754 <twi_start+0x22>
    1748:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    174c:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    1750:	4e 97       	sbiw	r24, 0x1e	; 30
    1752:	b0 f3       	brcs	.-20     	; 0x1740 <twi_start+0xe>
    1754:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    1758:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    175c:	4e 97       	sbiw	r24, 0x1e	; 30
    175e:	30 f0       	brcs	.+12     	; 0x176c <twi_start+0x3a>
    1760:	82 eb       	ldi	r24, 0xB2	; 178
    1762:	96 e0       	ldi	r25, 0x06	; 6
    1764:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
    1768:	81 e0       	ldi	r24, 0x01	; 1
    176a:	08 95       	ret
    176c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    1770:	88 7f       	andi	r24, 0xF8	; 248
    1772:	88 30       	cpi	r24, 0x08	; 8
    1774:	71 f0       	breq	.+28     	; 0x1792 <twi_start+0x60>
    1776:	1f 92       	push	r1
    1778:	8f 93       	push	r24
    177a:	89 ec       	ldi	r24, 0xC9	; 201
    177c:	96 e0       	ldi	r25, 0x06	; 6
    177e:	9f 93       	push	r25
    1780:	8f 93       	push	r24
    1782:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
    1786:	0f 90       	pop	r0
    1788:	0f 90       	pop	r0
    178a:	0f 90       	pop	r0
    178c:	0f 90       	pop	r0
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	08 95       	ret
    1792:	80 e0       	ldi	r24, 0x00	; 0
    1794:	08 95       	ret

00001796 <twi_write_bytes>:
/*******************************************************
   write numBytes of *dataOut to twi address
	returns either RETURN_OK or RETURN_ERROR
********************************************************/
int twi_write_bytes(uint8_t twi_addr,  uint8_t* dataOut, uint8_t numBytes)
{
    1796:	0f 93       	push	r16
    1798:	1f 93       	push	r17
    179a:	cf 93       	push	r28
    179c:	df 93       	push	r29
    179e:	08 2f       	mov	r16, r24
    17a0:	eb 01       	movw	r28, r22
    17a2:	14 2f       	mov	r17, r20

	if (twi_start()!=RETURN_OK)  { 	return RETURN_ERROR; 	}
    17a4:	c6 df       	rcall	.-116    	; 0x1732 <twi_start>
    17a6:	81 11       	cpse	r24, r1
    17a8:	66 c0       	rjmp	.+204    	; 0x1876 <twi_write_bytes+0xe0>

	sendByte( (twi_addr <<1) | TW_WRITE );  // send Address and write command
    17aa:	00 0f       	add	r16, r16
/*******************************************************
// assign byte to TWDR then clear interrupt to start byte transmission.  
********************************************************/
inline void	sendByte(uint8_t byte)
{
	TWDR = byte;
    17ac:	00 93 bb 00 	sts	0x00BB, r16	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
    17b0:	84 e8       	ldi	r24, 0x84	; 132
    17b2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
/*******************************************************
// wait until transmission is complete; return ERROR if timed out
********************************************************/
inline uint8_t waitForTransmit(void)
{
	ms_twiCount = 0; 
    17b6:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    17ba:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
	while (!(TWCR & _BV(TWINT)) && (ms_twiCount < TWI_TIMEOUT)) 
    17be:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    17c2:	88 23       	and	r24, r24
    17c4:	34 f0       	brlt	.+12     	; 0x17d2 <twi_write_bytes+0x3c>
    17c6:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    17ca:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    17ce:	4e 97       	sbiw	r24, 0x1e	; 30
    17d0:	b0 f3       	brcs	.-20     	; 0x17be <twi_write_bytes+0x28>
	{;} 	
	return (ms_twiCount >= TWI_TIMEOUT);  // inconsistent coding practice here, but works as long as RETURN_ERROR==1
    17d2:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    17d6:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
	if (twi_start()!=RETURN_OK)  { 	return RETURN_ERROR; 	}

	sendByte( (twi_addr <<1) | TW_WRITE );  // send Address and write command
	waitForTransmit();

	uint8_t status = TWSR & 0xF8;
    17da:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    17de:	88 7f       	andi	r24, 0xF8	; 248
	if (status != TWI_SLA_W_SENT_ACK_RECIEVED)
    17e0:	88 31       	cpi	r24, 0x18	; 24
    17e2:	09 f4       	brne	.+2      	; 0x17e6 <twi_write_bytes+0x50>
    17e4:	3f c0       	rjmp	.+126    	; 0x1864 <twi_write_bytes+0xce>
/*******************************************************
 * STOP--signal the end of an TWI bus transfer 
********************************************************/
inline void twi_stop()
{
  TWCR = _BV(TWINT)|_BV(TWEN)|_BV(TWSTO);
    17e6:	84 e9       	ldi	r24, 0x94	; 148
    17e8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>

	uint8_t status = TWSR & 0xF8;
	if (status != TWI_SLA_W_SENT_ACK_RECIEVED)
	{
		twi_stop(); //TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* send stop condition */
		showERRORcode(TWI_SLA_W_SENT_ACK_NOT_RECIEVED);
    17ec:	80 e2       	ldi	r24, 0x20	; 32
    17ee:	4f df       	rcall	.-354    	; 0x168e <showERRORcode>
		return RETURN_ERROR;
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	42 c0       	rjmp	.+132    	; 0x187a <twi_write_bytes+0xe4>
	}

	for (uint8_t i=0;i<numBytes; i++)
	{		
		sendByte(*dataOut++);
    17f6:	ae 01       	movw	r20, r28
    17f8:	4f 5f       	subi	r20, 0xFF	; 255
    17fa:	5f 4f       	sbci	r21, 0xFF	; 255
    17fc:	88 81       	ld	r24, Y
/*******************************************************
// assign byte to TWDR then clear interrupt to start byte transmission.  
********************************************************/
inline void	sendByte(uint8_t byte)
{
	TWDR = byte;
    17fe:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
    1802:	84 e8       	ldi	r24, 0x84	; 132
    1804:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
/*******************************************************
// wait until transmission is complete; return ERROR if timed out
********************************************************/
inline uint8_t waitForTransmit(void)
{
	ms_twiCount = 0; 
    1808:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    180c:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
	while (!(TWCR & _BV(TWINT)) && (ms_twiCount < TWI_TIMEOUT)) 
    1810:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1814:	88 23       	and	r24, r24
    1816:	34 f0       	brlt	.+12     	; 0x1824 <twi_write_bytes+0x8e>
    1818:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    181c:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    1820:	4e 97       	sbiw	r24, 0x1e	; 30
    1822:	b0 f3       	brcs	.-20     	; 0x1810 <twi_write_bytes+0x7a>
	{;} 	
	return (ms_twiCount >= TWI_TIMEOUT);  // inconsistent coding practice here, but works as long as RETURN_ERROR==1
    1824:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    1828:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>

	for (uint8_t i=0;i<numBytes; i++)
	{		
		sendByte(*dataOut++);
		waitForTransmit();
		status = TWSR & 0xF8;
    182c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    1830:	88 7f       	andi	r24, 0xF8	; 248
		if (status != TWI_DATA_BYTE_SENT_ACK_RECIEVED )
    1832:	88 32       	cpi	r24, 0x28	; 40
    1834:	a1 f0       	breq	.+40     	; 0x185e <twi_write_bytes+0xc8>
		{
			printf("byte sent status = =0x%02X\n",status);
    1836:	1f 92       	push	r1
    1838:	8f 93       	push	r24
    183a:	89 ee       	ldi	r24, 0xE9	; 233
    183c:	96 e0       	ldi	r25, 0x06	; 6
    183e:	9f 93       	push	r25
    1840:	8f 93       	push	r24
    1842:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
			TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);  /* send stop condition */
    1846:	84 e9       	ldi	r24, 0x94	; 148
    1848:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
			showERRORcode(TWI_DATA_BYTE_SENT_ACK_NOT_RECIEVED);
    184c:	80 e3       	ldi	r24, 0x30	; 48
    184e:	1f df       	rcall	.-450    	; 0x168e <showERRORcode>
			return RETURN_ERROR;
    1850:	0f 90       	pop	r0
    1852:	0f 90       	pop	r0
    1854:	0f 90       	pop	r0
    1856:	0f 90       	pop	r0
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	0e c0       	rjmp	.+28     	; 0x187a <twi_write_bytes+0xe4>
		twi_stop(); //TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* send stop condition */
		showERRORcode(TWI_SLA_W_SENT_ACK_NOT_RECIEVED);
		return RETURN_ERROR;
	}

	for (uint8_t i=0;i<numBytes; i++)
    185e:	2f 5f       	subi	r18, 0xFF	; 255
	{		
		sendByte(*dataOut++);
    1860:	ea 01       	movw	r28, r20
    1862:	01 c0       	rjmp	.+2      	; 0x1866 <twi_write_bytes+0xd0>
    1864:	20 e0       	ldi	r18, 0x00	; 0
		twi_stop(); //TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* send stop condition */
		showERRORcode(TWI_SLA_W_SENT_ACK_NOT_RECIEVED);
		return RETURN_ERROR;
	}

	for (uint8_t i=0;i<numBytes; i++)
    1866:	21 17       	cp	r18, r17
    1868:	30 f2       	brcs	.-116    	; 0x17f6 <twi_write_bytes+0x60>
/*******************************************************
 * STOP--signal the end of an TWI bus transfer 
********************************************************/
inline void twi_stop()
{
  TWCR = _BV(TWINT)|_BV(TWEN)|_BV(TWSTO);
    186a:	84 e9       	ldi	r24, 0x94	; 148
    186c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
			showERRORcode(TWI_DATA_BYTE_SENT_ACK_NOT_RECIEVED);
			return RETURN_ERROR;
		}
	}
	twi_stop();
	return RETURN_OK;
    1870:	80 e0       	ldi	r24, 0x00	; 0
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	02 c0       	rjmp	.+4      	; 0x187a <twi_write_bytes+0xe4>
	returns either RETURN_OK or RETURN_ERROR
********************************************************/
int twi_write_bytes(uint8_t twi_addr,  uint8_t* dataOut, uint8_t numBytes)
{

	if (twi_start()!=RETURN_OK)  { 	return RETURN_ERROR; 	}
    1876:	81 e0       	ldi	r24, 0x01	; 1
    1878:	90 e0       	ldi	r25, 0x00	; 0
			return RETURN_ERROR;
		}
	}
	twi_stop();
	return RETURN_OK;
}
    187a:	df 91       	pop	r29
    187c:	cf 91       	pop	r28
    187e:	1f 91       	pop	r17
    1880:	0f 91       	pop	r16
    1882:	08 95       	ret

00001884 <twi_read_bytes>:
 *  twi_read_bytes:  read 'len' bytes from address 'twi_addr' into '*buf'
 *
 *****************************************************************/

int twi_read_bytes(uint8_t twi_addr, uint8_t *buf, int len)
{
    1884:	ff 92       	push	r15
    1886:	0f 93       	push	r16
    1888:	1f 93       	push	r17
    188a:	cf 93       	push	r28
    188c:	df 93       	push	r29
    188e:	f8 2e       	mov	r15, r24
    1890:	8b 01       	movw	r16, r22
    1892:	ea 01       	movw	r28, r20
	if ( twi_start() != RETURN_OK )  { 	return RETURN_ERROR; 	}
    1894:	4e df       	rcall	.-356    	; 0x1732 <twi_start>
    1896:	81 11       	cpse	r24, r1
    1898:	79 c0       	rjmp	.+242    	; 0x198c <twi_read_bytes+0x108>

	sendByte( (twi_addr <<1) | TW_READ );  // send Address and read command
    189a:	8f 2d       	mov	r24, r15
    189c:	90 e0       	ldi	r25, 0x00	; 0
    189e:	88 0f       	add	r24, r24
    18a0:	99 1f       	adc	r25, r25
    18a2:	81 60       	ori	r24, 0x01	; 1
/*******************************************************
// assign byte to TWDR then clear interrupt to start byte transmission.  
********************************************************/
inline void	sendByte(uint8_t byte)
{
	TWDR = byte;
    18a4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
    18a8:	84 e8       	ldi	r24, 0x84	; 132
    18aa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
/*******************************************************
// wait until transmission is complete; return ERROR if timed out
********************************************************/
inline uint8_t waitForTransmit(void)
{
	ms_twiCount = 0; 
    18ae:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    18b2:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
	while (!(TWCR & _BV(TWINT)) && (ms_twiCount < TWI_TIMEOUT)) 
    18b6:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    18ba:	88 23       	and	r24, r24
    18bc:	34 f0       	brlt	.+12     	; 0x18ca <twi_read_bytes+0x46>
    18be:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    18c2:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    18c6:	4e 97       	sbiw	r24, 0x1e	; 30
    18c8:	b0 f3       	brcs	.-20     	; 0x18b6 <twi_read_bytes+0x32>
	{;} 	
	return (ms_twiCount >= TWI_TIMEOUT);  // inconsistent coding practice here, but works as long as RETURN_ERROR==1
    18ca:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    18ce:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
{
	if ( twi_start() != RETURN_OK )  { 	return RETURN_ERROR; 	}

	sendByte( (twi_addr <<1) | TW_READ );  // send Address and read command
	waitForTransmit();
	uint8_t status = TWSR & 0xF8;
    18d2:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    18d6:	88 7f       	andi	r24, 0xF8	; 248
	if (status != TWI_SLA_R_SENT_ACK_RECIEVED)
    18d8:	80 34       	cpi	r24, 0x40	; 64
    18da:	09 f4       	brne	.+2      	; 0x18de <twi_read_bytes+0x5a>
    18dc:	4d c0       	rjmp	.+154    	; 0x1978 <twi_read_bytes+0xf4>
	{
		showERRORcode(TWI_SLA_R_SENT_ACK_NOT_RECIEVED);
    18de:	88 e4       	ldi	r24, 0x48	; 72
    18e0:	d6 de       	rcall	.-596    	; 0x168e <showERRORcode>
/*******************************************************
 * STOP--signal the end of an TWI bus transfer 
********************************************************/
inline void twi_stop()
{
  TWCR = _BV(TWINT)|_BV(TWEN)|_BV(TWSTO);
    18e2:	84 e9       	ldi	r24, 0x94	; 148
    18e4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	uint8_t status = TWSR & 0xF8;
	if (status != TWI_SLA_R_SENT_ACK_RECIEVED)
	{
		showERRORcode(TWI_SLA_R_SENT_ACK_NOT_RECIEVED);
		twi_stop();
		setStatus(E_TWI_ERROR);
    18e8:	85 e0       	ldi	r24, 0x05	; 5
    18ea:	97 e0       	ldi	r25, 0x07	; 7
    18ec:	c3 de       	rcall	.-634    	; 0x1674 <setStatus>
		return RETURN_ERROR;
    18ee:	81 e0       	ldi	r24, 0x01	; 1
    18f0:	90 e0       	ldi	r25, 0x00	; 0
    18f2:	4e c0       	rjmp	.+156    	; 0x1990 <twi_read_bytes+0x10c>
	}


	for (; len > 0; len--)
	{
		ms_twiCount =0;
    18f4:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    18f8:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
		TWCR = (len==1) ?  (_BV(TWINT)|_BV(TWEN)) : (_BV(TWINT)|_BV(TWEN)|_BV(TWEA));  // clear interrupt to enable and no ACK on last byte	
    18fc:	c1 30       	cpi	r28, 0x01	; 1
    18fe:	d1 05       	cpc	r29, r1
    1900:	11 f4       	brne	.+4      	; 0x1906 <twi_read_bytes+0x82>
    1902:	84 e8       	ldi	r24, 0x84	; 132
    1904:	01 c0       	rjmp	.+2      	; 0x1908 <twi_read_bytes+0x84>
    1906:	84 ec       	ldi	r24, 0xC4	; 196
    1908:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
/*******************************************************
// wait until transmission is complete; return ERROR if timed out
********************************************************/
inline uint8_t waitForTransmit(void)
{
	ms_twiCount = 0; 
    190c:	10 92 9b 07 	sts	0x079B, r1	; 0x80079b <__data_end+0x1>
    1910:	10 92 9a 07 	sts	0x079A, r1	; 0x80079a <__data_end>
	while (!(TWCR & _BV(TWINT)) && (ms_twiCount < TWI_TIMEOUT)) 
    1914:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1918:	88 23       	and	r24, r24
    191a:	34 f0       	brlt	.+12     	; 0x1928 <twi_read_bytes+0xa4>
    191c:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    1920:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>
    1924:	4e 97       	sbiw	r24, 0x1e	; 30
    1926:	b0 f3       	brcs	.-20     	; 0x1914 <twi_read_bytes+0x90>
	{;} 	
	return (ms_twiCount >= TWI_TIMEOUT);  // inconsistent coding practice here, but works as long as RETURN_ERROR==1
    1928:	80 91 9a 07 	lds	r24, 0x079A	; 0x80079a <__data_end>
    192c:	90 91 9b 07 	lds	r25, 0x079B	; 0x80079b <__data_end+0x1>

	for (; len > 0; len--)
	{
		ms_twiCount =0;
		TWCR = (len==1) ?  (_BV(TWINT)|_BV(TWEN)) : (_BV(TWINT)|_BV(TWEN)|_BV(TWEA));  // clear interrupt to enable and no ACK on last byte	
		if (waitForTransmit())  
    1930:	4e 97       	sbiw	r24, 0x1e	; 30
    1932:	d8 f0       	brcs	.+54     	; 0x196a <twi_read_bytes+0xe6>
		{
			printf("ERROR read failed with %d bytes left, status=0x%02X\r\n", len, TWSR );
    1934:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    1938:	1f 92       	push	r1
    193a:	8f 93       	push	r24
    193c:	df 93       	push	r29
    193e:	cf 93       	push	r28
    1940:	8e e0       	ldi	r24, 0x0E	; 14
    1942:	97 e0       	ldi	r25, 0x07	; 7
    1944:	9f 93       	push	r25
    1946:	8f 93       	push	r24
    1948:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <printf>
/*******************************************************
 * STOP--signal the end of an TWI bus transfer 
********************************************************/
inline void twi_stop()
{
  TWCR = _BV(TWINT)|_BV(TWEN)|_BV(TWSTO);
    194c:	84 e9       	ldi	r24, 0x94	; 148
    194e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		TWCR = (len==1) ?  (_BV(TWINT)|_BV(TWEN)) : (_BV(TWINT)|_BV(TWEN)|_BV(TWEA));  // clear interrupt to enable and no ACK on last byte	
		if (waitForTransmit())  
		{
			printf("ERROR read failed with %d bytes left, status=0x%02X\r\n", len, TWSR );
			twi_stop();
			setStatus(E_TWI_ERROR);
    1952:	85 e0       	ldi	r24, 0x05	; 5
    1954:	97 e0       	ldi	r25, 0x07	; 7
    1956:	8e de       	rcall	.-740    	; 0x1674 <setStatus>
			return RETURN_ERROR;
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	0f 90       	pop	r0
    195e:	0f 90       	pop	r0
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	13 c0       	rjmp	.+38     	; 0x1990 <twi_read_bytes+0x10c>
		}
		*buf++ = TWDR;
    196a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    196e:	f8 01       	movw	r30, r16
    1970:	80 83       	st	Z, r24
		setStatus(E_TWI_ERROR);
		return RETURN_ERROR;
	}


	for (; len > 0; len--)
    1972:	21 97       	sbiw	r28, 0x01	; 1
			printf("ERROR read failed with %d bytes left, status=0x%02X\r\n", len, TWSR );
			twi_stop();
			setStatus(E_TWI_ERROR);
			return RETURN_ERROR;
		}
		*buf++ = TWDR;
    1974:	0f 5f       	subi	r16, 0xFF	; 255
    1976:	1f 4f       	sbci	r17, 0xFF	; 255
		setStatus(E_TWI_ERROR);
		return RETURN_ERROR;
	}


	for (; len > 0; len--)
    1978:	1c 16       	cp	r1, r28
    197a:	1d 06       	cpc	r1, r29
    197c:	0c f4       	brge	.+2      	; 0x1980 <twi_read_bytes+0xfc>
    197e:	ba cf       	rjmp	.-140    	; 0x18f4 <twi_read_bytes+0x70>
/*******************************************************
 * STOP--signal the end of an TWI bus transfer 
********************************************************/
inline void twi_stop()
{
  TWCR = _BV(TWINT)|_BV(TWEN)|_BV(TWSTO);
    1980:	84 e9       	ldi	r24, 0x94	; 148
    1982:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
			return RETURN_ERROR;
		}
		*buf++ = TWDR;
	}
	twi_stop();
	return RETURN_OK;
    1986:	80 e0       	ldi	r24, 0x00	; 0
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	02 c0       	rjmp	.+4      	; 0x1990 <twi_read_bytes+0x10c>
 *
 *****************************************************************/

int twi_read_bytes(uint8_t twi_addr, uint8_t *buf, int len)
{
	if ( twi_start() != RETURN_OK )  { 	return RETURN_ERROR; 	}
    198c:	81 e0       	ldi	r24, 0x01	; 1
    198e:	90 e0       	ldi	r25, 0x00	; 0
		}
		*buf++ = TWDR;
	}
	twi_stop();
	return RETURN_OK;
}
    1990:	df 91       	pop	r29
    1992:	cf 91       	pop	r28
    1994:	1f 91       	pop	r17
    1996:	0f 91       	pop	r16
    1998:	ff 90       	pop	r15
    199a:	08 95       	ret

0000199c <init_Ports>:
}


void init_Ports(void)
{
	DDRA = DDRA_SETTING;
    199c:	8f ef       	ldi	r24, 0xFF	; 255
    199e:	81 b9       	out	0x01, r24	; 1
	DDRB = DDRB_SETTING;
    19a0:	97 ef       	ldi	r25, 0xF7	; 247
    19a2:	94 b9       	out	0x04, r25	; 4
	DDRC = DDRC_SETTING;
    19a4:	87 b9       	out	0x07, r24	; 7
	DDRD = DDRD_SETTING;
    19a6:	9b eb       	ldi	r25, 0xBB	; 187
    19a8:	9a b9       	out	0x0a, r25	; 10
	DDRE = DDRE_SETTING;
    19aa:	9e e3       	ldi	r25, 0x3E	; 62
    19ac:	9d b9       	out	0x0d, r25	; 13
	DDRF = DDRF_SETTING;
    19ae:	10 ba       	out	0x10, r1	; 16
	DDRG = DDRG_SETTING;
    19b0:	83 bb       	out	0x13, r24	; 19
	DDRH = DDRH_SETTING;
    19b2:	9f e7       	ldi	r25, 0x7F	; 127
    19b4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__TEXT_REGION_LENGTH__+0x7c0101>
	DDRJ = DDRJ_SETTING;
    19b8:	92 e7       	ldi	r25, 0x72	; 114
    19ba:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <__TEXT_REGION_LENGTH__+0x7c0104>
	DDRK = DDRK_SETTING;	
    19be:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x7c0107>
	DDRL = DDRL_SETTING;
    19c2:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x7c010a>
	
	PORTC = 0xFF;
    19c6:	88 b9       	out	0x08, r24	; 8
	PORTH = 0xFF;
    19c8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__TEXT_REGION_LENGTH__+0x7c0102>
	
	disablePowerOutputs();	
	deSelectSDcard();
    19cc:	3e cb       	rjmp	.-2436   	; 0x104a <deSelectSDcard>
    19ce:	08 95       	ret

000019d0 <initialize>:




void initialize(void)
{
    19d0:	cf 93       	push	r28
    19d2:	df 93       	push	r29
	
	stdout = stdin = &uart_str;
    19d4:	ec ec       	ldi	r30, 0xCC	; 204
    19d6:	f8 e0       	ldi	r31, 0x08	; 8
    19d8:	81 e0       	ldi	r24, 0x01	; 1
    19da:	92 e0       	ldi	r25, 0x02	; 2
    19dc:	91 83       	std	Z+1, r25	; 0x01
    19de:	80 83       	st	Z, r24
    19e0:	93 83       	std	Z+3, r25	; 0x03
    19e2:	82 83       	std	Z+2, r24	; 0x02
	init_uart(0);	
    19e4:	80 e0       	ldi	r24, 0x00	; 0
    19e6:	b5 d0       	rcall	.+362    	; 0x1b52 <init_uart>
	init_Ports();
    19e8:	d9 df       	rcall	.-78     	; 0x199c <init_Ports>

	init_spi();
    19ea:	b8 db       	rcall	.-2192   	; 0x115c <init_spi>
    19ec:	0e 94 92 03 	call	0x724	; 0x724 <init_CountersIimers>

	init_CountersIimers();
    19f0:	8f e0       	ldi	r24, 0x0F	; 15
	hdwConfig.activeADCs = 0x8F0F; // 0x8F0F = psv(15), lcur(11), wick(10), case(9), HS(8), Optics(3), mod(2), init(1), cond (0);
    19f2:	9f e8       	ldi	r25, 0x8F	; 143
    19f4:	90 93 1b 08 	sts	0x081B, r25	; 0x80081b <hdwConfig+0x1>
    19f8:	80 93 1a 08 	sts	0x081A, r24	; 0x80081a <hdwConfig>
    19fc:	c0 e0       	ldi	r28, 0x00	; 0
//	initDACs();

	for (uint16_t i=0;i<80;i++)	printf(".");
    19fe:	d0 e0       	ldi	r29, 0x00	; 0
    1a00:	05 c0       	rjmp	.+10     	; 0x1a0c <initialize+0x3c>
    1a02:	8e e2       	ldi	r24, 0x2E	; 46
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <putchar>
    1a0a:	21 96       	adiw	r28, 0x01	; 1
    1a0c:	c0 35       	cpi	r28, 0x50	; 80
    1a0e:	d1 05       	cpc	r29, r1
    1a10:	c0 f3       	brcs	.-16     	; 0x1a02 <initialize+0x32>
    1a12:	8a e0       	ldi	r24, 0x0A	; 10
	printf("\n");
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <putchar>

	RTC_config();
    1a1a:	3e db       	rcall	.-2436   	; 0x1098 <RTC_config>
	initADC2518();
    1a1c:	0e 94 cb 03 	call	0x796	; 0x796 <initADC2518>
//	init_Port_DDAs();
//	 
//  init_Port_Settings(); 
//	init_1024HzInterrupt();
	init_twi();
	initPressureSensors();	
    1a20:	43 de       	rcall	.-890    	; 0x16a8 <init_twi>
    1a22:	47 d9       	rcall	.-3442   	; 0xcb2 <initPressureSensors>
	init_adc();
    1a24:	70 d8       	rcall	.-3872   	; 0xb06 <init_adc>
    1a26:	45 d9       	rcall	.-3446   	; 0xcb2 <initPressureSensors>
//	initDisplayPort();
	initPressureSensors();
    1a28:	78 94       	sei
    1a2a:	84 e4       	ldi	r24, 0x44	; 68
	ENABLE_INTERRUPTS;
    1a2c:	97 e0       	ldi	r25, 0x07	; 7
//	RTC_config();
	//printf("%s \n", get_fmtTime());
//	init_RH();   // do after reading settings.	
	printf(".....\n....\n...\n.\n");
    1a2e:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>
    1a32:	df 91       	pop	r29
    1a34:	cf 91       	pop	r28
}
    1a36:	08 95       	ret

00001a38 <main>:
configuration  hdwConfig;

int main(void)
{
	
	initialize();
    1a38:	cb df       	rcall	.-106    	; 0x19d0 <initialize>
	printf("initialized\n");		
    1a3a:	85 e5       	ldi	r24, 0x55	; 85
    1a3c:	97 e0       	ldi	r25, 0x07	; 7
    1a3e:	0e 94 31 16 	call	0x2c62	; 0x2c62 <puts>

	
    while (1) 
    {
		doUart();    
    1a42:	19 d2       	rcall	.+1074   	; 0x1e76 <doUart>
		if   (commandCompleteFlag0)  {
    1a44:	80 91 e2 07 	lds	r24, 0x07E2	; 0x8007e2 <commandCompleteFlag0>
    1a48:	88 23       	and	r24, r24
    1a4a:	21 f0       	breq	.+8      	; 0x1a54 <main+0x1c>
			processCommand();
    1a4c:	0e 94 72 01 	call	0x2e4	; 0x2e4 <processCommand>
			commandCompleteFlag0 = 0;   // processed complete command, can now process more characters. Needs to be after previous line, or new keys could be accepted before reseting those variables.
    1a50:	10 92 e2 07 	sts	0x07E2, r1	; 0x8007e2 <commandCompleteFlag0>
		
		if (adcCompleteFlag){
//			doAdc();
		}
		
		if (halfSecFlag) {
    1a54:	80 91 9c 07 	lds	r24, 0x079C	; 0x80079c <halfSecFlag>
    1a58:	88 23       	and	r24, r24
    1a5a:	41 f0       	breq	.+16     	; 0x1a6c <main+0x34>
			TOGGLE_HEARTBEAT();			
    1a5c:	eb e0       	ldi	r30, 0x0B	; 11
    1a5e:	f1 e0       	ldi	r31, 0x01	; 1
    1a60:	90 81       	ld	r25, Z
    1a62:	81 e0       	ldi	r24, 0x01	; 1
    1a64:	89 27       	eor	r24, r25
    1a66:	80 83       	st	Z, r24
			halfSecFlag = 0;
    1a68:	10 92 9c 07 	sts	0x079C, r1	; 0x80079c <halfSecFlag>
		//	selectRTC();
		}
		
		if (oneSecFlag) {
    1a6c:	80 91 9d 07 	lds	r24, 0x079D	; 0x80079d <oneSecFlag>
    1a70:	88 23       	and	r24, r24
    1a72:	39 f3       	breq	.-50     	; 0x1a42 <main+0xa>
			TOGGLE_HEARTBEAT();			
    1a74:	eb e0       	ldi	r30, 0x0B	; 11
    1a76:	f1 e0       	ldi	r31, 0x01	; 1
    1a78:	90 81       	ld	r25, Z
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	89 27       	eor	r24, r25
    1a7e:	80 83       	st	Z, r24
			if (pauseOutputForCmdCnt) --pauseOutputForCmdCnt;	
    1a80:	80 91 dc 07 	lds	r24, 0x07DC	; 0x8007dc <pauseOutputForCmdCnt>
    1a84:	88 23       	and	r24, r24
    1a86:	19 f0       	breq	.+6      	; 0x1a8e <main+0x56>
    1a88:	81 50       	subi	r24, 0x01	; 1
    1a8a:	80 93 dc 07 	sts	0x07DC, r24	; 0x8007dc <pauseOutputForCmdCnt>
			oneSecFlag = 0;					
    1a8e:	10 92 9d 07 	sts	0x079D, r1	; 0x80079d <oneSecFlag>
    1a92:	d7 cf       	rjmp	.-82     	; 0x1a42 <main+0xa>

00001a94 <ringbuf_init>:
{
	if (c == '\n') 	uart3_putchar('\r', stdout);
	loop_until_bit_is_set(UCSR3A, UDRE3);
	UDR3 = c;
	return 0;
}
    1a94:	e3 e2       	ldi	r30, 0x23	; 35
    1a96:	f8 e0       	ldi	r31, 0x08	; 8
    1a98:	60 83       	st	Z, r22
    1a9a:	11 82       	std	Z+1, r1	; 0x01
    1a9c:	93 83       	std	Z+3, r25	; 0x03
    1a9e:	82 83       	std	Z+2, r24	; 0x02
    1aa0:	95 83       	std	Z+5, r25	; 0x05
    1aa2:	84 83       	std	Z+4, r24	; 0x04
    1aa4:	97 83       	std	Z+7, r25	; 0x07
    1aa6:	86 83       	std	Z+6, r24	; 0x06
    1aa8:	08 95       	ret

00001aaa <ringbuf_get>:
    1aaa:	9f b7       	in	r25, 0x3f	; 63
    1aac:	f8 94       	cli
    1aae:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <rb+0x1>
    1ab2:	81 11       	cpse	r24, r1
    1ab4:	04 c0       	rjmp	.+8      	; 0x1abe <ringbuf_get+0x14>
    1ab6:	99 23       	and	r25, r25
    1ab8:	04 f5       	brge	.+64     	; 0x1afa <ringbuf_get+0x50>
    1aba:	78 94       	sei
    1abc:	08 95       	ret
    1abe:	e3 e2       	ldi	r30, 0x23	; 35
    1ac0:	f8 e0       	ldi	r31, 0x08	; 8
    1ac2:	a4 81       	ldd	r26, Z+4	; 0x04
    1ac4:	b5 81       	ldd	r27, Z+5	; 0x05
    1ac6:	9d 01       	movw	r18, r26
    1ac8:	2f 5f       	subi	r18, 0xFF	; 255
    1aca:	3f 4f       	sbci	r19, 0xFF	; 255
    1acc:	35 83       	std	Z+5, r19	; 0x05
    1ace:	24 83       	std	Z+4, r18	; 0x04
    1ad0:	8c 91       	ld	r24, X
    1ad2:	21 81       	ldd	r18, Z+1	; 0x01
    1ad4:	21 50       	subi	r18, 0x01	; 1
    1ad6:	21 83       	std	Z+1, r18	; 0x01
    1ad8:	44 81       	ldd	r20, Z+4	; 0x04
    1ada:	55 81       	ldd	r21, Z+5	; 0x05
    1adc:	26 81       	ldd	r18, Z+6	; 0x06
    1ade:	37 81       	ldd	r19, Z+7	; 0x07
    1ae0:	60 81       	ld	r22, Z
    1ae2:	26 0f       	add	r18, r22
    1ae4:	31 1d       	adc	r19, r1
    1ae6:	42 17       	cp	r20, r18
    1ae8:	53 07       	cpc	r21, r19
    1aea:	20 f0       	brcs	.+8      	; 0x1af4 <ringbuf_get+0x4a>
    1aec:	26 81       	ldd	r18, Z+6	; 0x06
    1aee:	37 81       	ldd	r19, Z+7	; 0x07
    1af0:	35 83       	std	Z+5, r19	; 0x05
    1af2:	24 83       	std	Z+4, r18	; 0x04
    1af4:	99 23       	and	r25, r25
    1af6:	0c f4       	brge	.+2      	; 0x1afa <ringbuf_get+0x50>
    1af8:	78 94       	sei
    1afa:	08 95       	ret

00001afc <ringbuf_put>:
    1afc:	9f b7       	in	r25, 0x3f	; 63
    1afe:	f8 94       	cli
    1b00:	e3 e2       	ldi	r30, 0x23	; 35
    1b02:	f8 e0       	ldi	r31, 0x08	; 8
    1b04:	31 81       	ldd	r19, Z+1	; 0x01
    1b06:	20 81       	ld	r18, Z
    1b08:	32 17       	cp	r19, r18
    1b0a:	20 f0       	brcs	.+8      	; 0x1b14 <ringbuf_put+0x18>
    1b0c:	99 23       	and	r25, r25
    1b0e:	04 f5       	brge	.+64     	; 0x1b50 <ringbuf_put+0x54>
    1b10:	78 94       	sei
    1b12:	08 95       	ret
    1b14:	e3 e2       	ldi	r30, 0x23	; 35
    1b16:	f8 e0       	ldi	r31, 0x08	; 8
    1b18:	a2 81       	ldd	r26, Z+2	; 0x02
    1b1a:	b3 81       	ldd	r27, Z+3	; 0x03
    1b1c:	9d 01       	movw	r18, r26
    1b1e:	2f 5f       	subi	r18, 0xFF	; 255
    1b20:	3f 4f       	sbci	r19, 0xFF	; 255
    1b22:	33 83       	std	Z+3, r19	; 0x03
    1b24:	22 83       	std	Z+2, r18	; 0x02
    1b26:	8c 93       	st	X, r24
    1b28:	81 81       	ldd	r24, Z+1	; 0x01
    1b2a:	8f 5f       	subi	r24, 0xFF	; 255
    1b2c:	81 83       	std	Z+1, r24	; 0x01
    1b2e:	42 81       	ldd	r20, Z+2	; 0x02
    1b30:	53 81       	ldd	r21, Z+3	; 0x03
    1b32:	26 81       	ldd	r18, Z+6	; 0x06
    1b34:	37 81       	ldd	r19, Z+7	; 0x07
    1b36:	80 81       	ld	r24, Z
    1b38:	28 0f       	add	r18, r24
    1b3a:	31 1d       	adc	r19, r1
    1b3c:	42 17       	cp	r20, r18
    1b3e:	53 07       	cpc	r21, r19
    1b40:	20 f0       	brcs	.+8      	; 0x1b4a <ringbuf_put+0x4e>
    1b42:	26 81       	ldd	r18, Z+6	; 0x06
    1b44:	37 81       	ldd	r19, Z+7	; 0x07
    1b46:	33 83       	std	Z+3, r19	; 0x03
    1b48:	22 83       	std	Z+2, r18	; 0x02
    1b4a:	99 23       	and	r25, r25
    1b4c:	0c f4       	brge	.+2      	; 0x1b50 <ringbuf_put+0x54>
    1b4e:	78 94       	sei
    1b50:	08 95       	ret

00001b52 <init_uart>:
    1b52:	82 30       	cpi	r24, 0x02	; 2
    1b54:	b9 f1       	breq	.+110    	; 0x1bc4 <init_uart+0x72>
    1b56:	84 30       	cpi	r24, 0x04	; 4
    1b58:	b8 f5       	brcc	.+110    	; 0x1bc8 <init_uart+0x76>
    1b5a:	80 93 db 07 	sts	0x07DB, r24	; 0x8007db <currentUart>
    1b5e:	90 91 e3 07 	lds	r25, 0x07E3	; 0x8007e3 <userSettings>
    1b62:	91 30       	cpi	r25, 0x01	; 1
    1b64:	19 f0       	breq	.+6      	; 0x1b6c <init_uart+0x1a>
    1b66:	92 30       	cpi	r25, 0x02	; 2
    1b68:	39 f0       	breq	.+14     	; 0x1b78 <init_uart+0x26>
    1b6a:	03 c0       	rjmp	.+6      	; 0x1b72 <init_uart+0x20>
    1b6c:	9f e5       	ldi	r25, 0x5F	; 95
    1b6e:	20 e0       	ldi	r18, 0x00	; 0
    1b70:	05 c0       	rjmp	.+10     	; 0x1b7c <init_uart+0x2a>
    1b72:	97 e0       	ldi	r25, 0x07	; 7
    1b74:	20 e0       	ldi	r18, 0x00	; 0
    1b76:	02 c0       	rjmp	.+4      	; 0x1b7c <init_uart+0x2a>
    1b78:	91 e0       	ldi	r25, 0x01	; 1
    1b7a:	20 e0       	ldi	r18, 0x00	; 0
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	19 f0       	breq	.+6      	; 0x1b86 <init_uart+0x34>
    1b80:	83 30       	cpi	r24, 0x03	; 3
    1b82:	71 f0       	breq	.+28     	; 0x1ba0 <init_uart+0x4e>
    1b84:	16 c0       	rjmp	.+44     	; 0x1bb2 <init_uart+0x60>
    1b86:	20 93 cd 00 	sts	0x00CD, r18	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7c00cd>
    1b8a:	90 93 cc 00 	sts	0x00CC, r25	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7c00cc>
    1b8e:	88 e9       	ldi	r24, 0x98	; 152
    1b90:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7c00c9>
    1b94:	60 e8       	ldi	r22, 0x80	; 128
    1b96:	8b e2       	ldi	r24, 0x2B	; 43
    1b98:	98 e0       	ldi	r25, 0x08	; 8
    1b9a:	7c df       	rcall	.-264    	; 0x1a94 <ringbuf_init>
    1b9c:	80 e0       	ldi	r24, 0x00	; 0
    1b9e:	08 95       	ret
    1ba0:	20 93 35 01 	sts	0x0135, r18	; 0x800135 <__TEXT_REGION_LENGTH__+0x7c0135>
    1ba4:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <__TEXT_REGION_LENGTH__+0x7c0134>
    1ba8:	88 e9       	ldi	r24, 0x98	; 152
    1baa:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <__TEXT_REGION_LENGTH__+0x7c0131>
    1bae:	80 e0       	ldi	r24, 0x00	; 0
    1bb0:	08 95       	ret
    1bb2:	20 93 c5 00 	sts	0x00C5, r18	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
    1bb6:	90 93 c4 00 	sts	0x00C4, r25	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
    1bba:	88 e9       	ldi	r24, 0x98	; 152
    1bbc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
    1bc0:	80 e0       	ldi	r24, 0x00	; 0
    1bc2:	08 95       	ret
    1bc4:	81 e0       	ldi	r24, 0x01	; 1
    1bc6:	08 95       	ret
    1bc8:	81 e0       	ldi	r24, 0x01	; 1
    1bca:	08 95       	ret

00001bcc <uart0_putchar>:
    1bcc:	cf 93       	push	r28
    1bce:	c8 2f       	mov	r28, r24
    1bd0:	8a 30       	cpi	r24, 0x0A	; 10
    1bd2:	31 f4       	brne	.+12     	; 0x1be0 <uart0_putchar+0x14>
    1bd4:	60 91 ce 08 	lds	r22, 0x08CE	; 0x8008ce <__iob+0x2>
    1bd8:	70 91 cf 08 	lds	r23, 0x08CF	; 0x8008cf <__iob+0x3>
    1bdc:	8d e0       	ldi	r24, 0x0D	; 13
    1bde:	f6 df       	rcall	.-20     	; 0x1bcc <uart0_putchar>
    1be0:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    1be4:	85 ff       	sbrs	r24, 5
    1be6:	fc cf       	rjmp	.-8      	; 0x1be0 <uart0_putchar+0x14>
    1be8:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    1bec:	80 e0       	ldi	r24, 0x00	; 0
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	cf 91       	pop	r28
    1bf2:	08 95       	ret

00001bf4 <uart1_put>:
    1bf4:	cf 93       	push	r28
    1bf6:	c8 2f       	mov	r28, r24
    1bf8:	8a 30       	cpi	r24, 0x0A	; 10
    1bfa:	11 f4       	brne	.+4      	; 0x1c00 <uart1_put+0xc>
    1bfc:	8d e0       	ldi	r24, 0x0D	; 13
    1bfe:	fa df       	rcall	.-12     	; 0x1bf4 <uart1_put>
    1c00:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7c00c8>
    1c04:	85 ff       	sbrs	r24, 5
    1c06:	fc cf       	rjmp	.-8      	; 0x1c00 <uart1_put+0xc>
    1c08:	c0 93 ce 00 	sts	0x00CE, r28	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7c00ce>
    1c0c:	80 e0       	ldi	r24, 0x00	; 0
    1c0e:	90 e0       	ldi	r25, 0x00	; 0
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <uarts_getchar>:

int uarts_getchar(FILE *stream)    // don't use getchar() so have dummy function
{
	return 0;  
}
    1c14:	80 e0       	ldi	r24, 0x00	; 0
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	08 95       	ret

00001c1a <__vector_25>:
*              think we do but I do anyway.
*      Return: -1, or -2 on error
*              returns 1 if got character, returns 2 is we lost a character.
******************************************************************************/
ISR(USART0_RX_vect)
{
    1c1a:	1f 92       	push	r1
    1c1c:	0f 92       	push	r0
    1c1e:	0f b6       	in	r0, 0x3f	; 63
    1c20:	0f 92       	push	r0
    1c22:	11 24       	eor	r1, r1
    1c24:	0b b6       	in	r0, 0x3b	; 59
    1c26:	0f 92       	push	r0
    1c28:	2f 93       	push	r18
    1c2a:	3f 93       	push	r19
    1c2c:	4f 93       	push	r20
    1c2e:	5f 93       	push	r21
    1c30:	6f 93       	push	r22
    1c32:	7f 93       	push	r23
    1c34:	8f 93       	push	r24
    1c36:	9f 93       	push	r25
    1c38:	af 93       	push	r26
    1c3a:	bf 93       	push	r27
    1c3c:	cf 93       	push	r28
    1c3e:	df 93       	push	r29
    1c40:	ef 93       	push	r30
    1c42:	ff 93       	push	r31
	if (UCSR0A & _BV(FE0) ||  UCSR0A & _BV(DOR0) || commandCompleteFlag0) {
    1c44:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    1c48:	84 fd       	sbrc	r24, 4
    1c4a:	08 c0       	rjmp	.+16     	; 0x1c5c <__vector_25+0x42>
    1c4c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    1c50:	83 fd       	sbrc	r24, 3
    1c52:	04 c0       	rjmp	.+8      	; 0x1c5c <__vector_25+0x42>
    1c54:	80 91 e2 07 	lds	r24, 0x07E2	; 0x8007e2 <commandCompleteFlag0>
    1c58:	88 23       	and	r24, r24
    1c5a:	41 f0       	breq	.+16     	; 0x1c6c <__vector_25+0x52>
		clrError = UDR0; // clear error	or if comandCompleteFlag ignore character
    1c5c:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	90 93 e1 07 	sts	0x07E1, r25	; 0x8007e1 <clrError+0x1>
    1c66:	80 93 e0 07 	sts	0x07E0, r24	; 0x8007e0 <clrError>
    1c6a:	a1 c0       	rjmp	.+322    	; 0x1dae <__vector_25+0x194>
	}
    else if (bufIndex0 > RX_BUFSIZE -2)  {  // buffer full.  Drop command. 
    1c6c:	80 91 df 07 	lds	r24, 0x07DF	; 0x8007df <bufIndex0>
    1c70:	8f 31       	cpi	r24, 0x1F	; 31
    1c72:	80 f0       	brcs	.+32     	; 0x1c94 <__vector_25+0x7a>
		clrError  = UDR0;
    1c74:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	90 93 e1 07 	sts	0x07E1, r25	; 0x8007e1 <clrError+0x1>
    1c7e:	80 93 e0 07 	sts	0x07E0, r24	; 0x8007e0 <clrError>
		bufIndex0 = 0; //RX_BUFSIZE;
    1c82:	10 92 df 07 	sts	0x07DF, r1	; 0x8007df <bufIndex0>
		buf[RX_BUFSIZE -1] = 0;
    1c86:	10 92 cb 08 	sts	0x08CB, r1	; 0x8008cb <buf+0x1f>
		commandCompleteFlag0 = 0;
    1c8a:	10 92 e2 07 	sts	0x07E2, r1	; 0x8007e2 <commandCompleteFlag0>
		commandSize = 0;			
    1c8e:	10 92 de 07 	sts	0x07DE, r1	; 0x8007de <commandSize>
    1c92:	8d c0       	rjmp	.+282    	; 0x1dae <__vector_25+0x194>
//		uart0_putchar('\r',stdout);
	}
	else  {
		buf[bufIndex0] = UDR0;
    1c94:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    1c9e:	e4 55       	subi	r30, 0x54	; 84
    1ca0:	f7 4f       	sbci	r31, 0xF7	; 247
    1ca2:	80 83       	st	Z, r24
	    if ((buf[bufIndex0] == '\n') || (buf[bufIndex0] == '\r')) {
    1ca4:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	e4 55       	subi	r30, 0x54	; 84
    1cac:	f7 4f       	sbci	r31, 0xF7	; 247
    1cae:	80 81       	ld	r24, Z
    1cb0:	8a 30       	cpi	r24, 0x0A	; 10
    1cb2:	41 f0       	breq	.+16     	; 0x1cc4 <__vector_25+0xaa>
    1cb4:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	e4 55       	subi	r30, 0x54	; 84
    1cbc:	f7 4f       	sbci	r31, 0xF7	; 247
    1cbe:	80 81       	ld	r24, Z
    1cc0:	8d 30       	cpi	r24, 0x0D	; 13
    1cc2:	89 f4       	brne	.+34     	; 0x1ce6 <__vector_25+0xcc>
			commandCompleteFlag0 = 1;  
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	80 93 e2 07 	sts	0x07E2, r24	; 0x8007e2 <commandCompleteFlag0>
			++commandSize; 
    1cca:	80 91 de 07 	lds	r24, 0x07DE	; 0x8007de <commandSize>
    1cce:	8f 5f       	subi	r24, 0xFF	; 255
    1cd0:	80 93 de 07 	sts	0x07DE, r24	; 0x8007de <commandSize>
			buf[bufIndex0] = 0;
    1cd4:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	e4 55       	subi	r30, 0x54	; 84
    1cdc:	f7 4f       	sbci	r31, 0xF7	; 247
    1cde:	10 82       	st	Z, r1
			bufIndex0 = 0; 
    1ce0:	10 92 df 07 	sts	0x07DF, r1	; 0x8007df <bufIndex0>
    1ce4:	64 c0       	rjmp	.+200    	; 0x1dae <__vector_25+0x194>
	    }
		else if (buf[bufIndex0] == 0x08 || buf[bufIndex0] == 0x7F )   {  // backspace or delete
    1ce6:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	e4 55       	subi	r30, 0x54	; 84
    1cee:	f7 4f       	sbci	r31, 0xF7	; 247
    1cf0:	80 81       	ld	r24, Z
    1cf2:	88 30       	cpi	r24, 0x08	; 8
    1cf4:	41 f0       	breq	.+16     	; 0x1d06 <__vector_25+0xec>
    1cf6:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	e4 55       	subi	r30, 0x54	; 84
    1cfe:	f7 4f       	sbci	r31, 0xF7	; 247
    1d00:	80 81       	ld	r24, Z
    1d02:	8f 37       	cpi	r24, 0x7F	; 127
    1d04:	39 f5       	brne	.+78     	; 0x1d54 <__vector_25+0x13a>
			if (bufIndex0>0) {
    1d06:	80 91 df 07 	lds	r24, 0x07DF	; 0x8007df <bufIndex0>
    1d0a:	88 23       	and	r24, r24
    1d0c:	09 f4       	brne	.+2      	; 0x1d10 <__vector_25+0xf6>
    1d0e:	4f c0       	rjmp	.+158    	; 0x1dae <__vector_25+0x194>
				uart0_putchar(0x08,stdout);
    1d10:	cc ec       	ldi	r28, 0xCC	; 204
    1d12:	d8 e0       	ldi	r29, 0x08	; 8
    1d14:	6a 81       	ldd	r22, Y+2	; 0x02
    1d16:	7b 81       	ldd	r23, Y+3	; 0x03
    1d18:	88 e0       	ldi	r24, 0x08	; 8
    1d1a:	58 df       	rcall	.-336    	; 0x1bcc <uart0_putchar>
				uart0_putchar(' ',stdout);
    1d1c:	6a 81       	ldd	r22, Y+2	; 0x02
    1d1e:	7b 81       	ldd	r23, Y+3	; 0x03
    1d20:	80 e2       	ldi	r24, 0x20	; 32
    1d22:	54 df       	rcall	.-344    	; 0x1bcc <uart0_putchar>
				uart0_putchar(0x08,stdout);
    1d24:	6a 81       	ldd	r22, Y+2	; 0x02
    1d26:	7b 81       	ldd	r23, Y+3	; 0x03
    1d28:	88 e0       	ldi	r24, 0x08	; 8
    1d2a:	50 df       	rcall	.-352    	; 0x1bcc <uart0_putchar>
				bufIndex0--;
    1d2c:	80 91 df 07 	lds	r24, 0x07DF	; 0x8007df <bufIndex0>
    1d30:	81 50       	subi	r24, 0x01	; 1
    1d32:	80 93 df 07 	sts	0x07DF, r24	; 0x8007df <bufIndex0>
				--commandSize; 
    1d36:	80 91 de 07 	lds	r24, 0x07DE	; 0x8007de <commandSize>
    1d3a:	81 50       	subi	r24, 0x01	; 1
    1d3c:	80 93 de 07 	sts	0x07DE, r24	; 0x8007de <commandSize>
				if (outputCharacters)  --outputCharacters; 
    1d40:	80 91 dd 07 	lds	r24, 0x07DD	; 0x8007dd <outputCharacters>
    1d44:	88 23       	and	r24, r24
    1d46:	99 f1       	breq	.+102    	; 0x1dae <__vector_25+0x194>
    1d48:	80 91 dd 07 	lds	r24, 0x07DD	; 0x8007dd <outputCharacters>
    1d4c:	81 50       	subi	r24, 0x01	; 1
    1d4e:	80 93 dd 07 	sts	0x07DD, r24	; 0x8007dd <outputCharacters>
    1d52:	2d c0       	rjmp	.+90     	; 0x1dae <__vector_25+0x194>
			}
		}
		
//		else if (buf[bufIndex0] == 0x08 || buf[bufIndex0] == 0x7F       // backspace or delete
//		       || (( buf[bufIndex0] > '+' ) && (buf[bufIndex0] < '{')) ) {  // accept ',' thru 'z',  but ignores spaces and the following: ! " # $ % & '( ) 
		else if (( buf[bufIndex0] > '+' ) && (buf[bufIndex0] < '{'))  {  // accept ',' thru 'z',  but ignores spaces and the following: ! " # $ % & '( ) 
    1d54:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	e4 55       	subi	r30, 0x54	; 84
    1d5c:	f7 4f       	sbci	r31, 0xF7	; 247
    1d5e:	80 81       	ld	r24, Z
    1d60:	8c 32       	cpi	r24, 0x2C	; 44
    1d62:	98 f0       	brcs	.+38     	; 0x1d8a <__vector_25+0x170>
    1d64:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	e4 55       	subi	r30, 0x54	; 84
    1d6c:	f7 4f       	sbci	r31, 0xF7	; 247
    1d6e:	80 81       	ld	r24, Z
    1d70:	8b 37       	cpi	r24, 0x7B	; 123
    1d72:	58 f4       	brcc	.+22     	; 0x1d8a <__vector_25+0x170>
			bufIndex0++;
    1d74:	80 91 df 07 	lds	r24, 0x07DF	; 0x8007df <bufIndex0>
    1d78:	8f 5f       	subi	r24, 0xFF	; 255
    1d7a:	80 93 df 07 	sts	0x07DF, r24	; 0x8007df <bufIndex0>
			++commandSize;
    1d7e:	80 91 de 07 	lds	r24, 0x07DE	; 0x8007de <commandSize>
    1d82:	8f 5f       	subi	r24, 0xFF	; 255
    1d84:	80 93 de 07 	sts	0x07DE, r24	; 0x8007de <commandSize>
    1d88:	12 c0       	rjmp	.+36     	; 0x1dae <__vector_25+0x194>
		}
		else if (buf[bufIndex0] == 0x1B)  // 'esc' -- kill buffer
    1d8a:	e0 91 df 07 	lds	r30, 0x07DF	; 0x8007df <bufIndex0>
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	e4 55       	subi	r30, 0x54	; 84
    1d92:	f7 4f       	sbci	r31, 0xF7	; 247
    1d94:	80 81       	ld	r24, Z
    1d96:	8b 31       	cpi	r24, 0x1B	; 27
    1d98:	51 f4       	brne	.+20     	; 0x1dae <__vector_25+0x194>
		{
			uart0_putchar('\r',stdout);
    1d9a:	60 91 ce 08 	lds	r22, 0x08CE	; 0x8008ce <__iob+0x2>
    1d9e:	70 91 cf 08 	lds	r23, 0x08CF	; 0x8008cf <__iob+0x3>
    1da2:	8d e0       	ldi	r24, 0x0D	; 13
    1da4:	13 df       	rcall	.-474    	; 0x1bcc <uart0_putchar>
			bufIndex0 = 0;
    1da6:	10 92 df 07 	sts	0x07DF, r1	; 0x8007df <bufIndex0>
			commandSize = 0;	
    1daa:	10 92 de 07 	sts	0x07DE, r1	; 0x8007de <commandSize>
		}
	}
}
    1dae:	ff 91       	pop	r31
    1db0:	ef 91       	pop	r30
    1db2:	df 91       	pop	r29
    1db4:	cf 91       	pop	r28
    1db6:	bf 91       	pop	r27
    1db8:	af 91       	pop	r26
    1dba:	9f 91       	pop	r25
    1dbc:	8f 91       	pop	r24
    1dbe:	7f 91       	pop	r23
    1dc0:	6f 91       	pop	r22
    1dc2:	5f 91       	pop	r21
    1dc4:	4f 91       	pop	r20
    1dc6:	3f 91       	pop	r19
    1dc8:	2f 91       	pop	r18
    1dca:	0f 90       	pop	r0
    1dcc:	0b be       	out	0x3b, r0	; 59
    1dce:	0f 90       	pop	r0
    1dd0:	0f be       	out	0x3f, r0	; 63
    1dd2:	0f 90       	pop	r0
    1dd4:	1f 90       	pop	r1
    1dd6:	18 95       	reti

00001dd8 <__vector_36>:
*              think we do but I do anyway.
*      Return: -1, or -2 on error
*              returns 1 if got character, returns 2 is we lost a character.
******************************************************************************/
ISR(USART1_RX_vect)
{
    1dd8:	1f 92       	push	r1
    1dda:	0f 92       	push	r0
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	0f 92       	push	r0
    1de0:	11 24       	eor	r1, r1
    1de2:	0b b6       	in	r0, 0x3b	; 59
    1de4:	0f 92       	push	r0
    1de6:	2f 93       	push	r18
    1de8:	3f 93       	push	r19
    1dea:	4f 93       	push	r20
    1dec:	5f 93       	push	r21
    1dee:	6f 93       	push	r22
    1df0:	7f 93       	push	r23
    1df2:	8f 93       	push	r24
    1df4:	9f 93       	push	r25
    1df6:	af 93       	push	r26
    1df8:	bf 93       	push	r27
    1dfa:	ef 93       	push	r30
    1dfc:	ff 93       	push	r31
	
	if (UCSR1A & _BV(FE1) ||  UCSR1A & _BV(DOR1) ) {
    1dfe:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7c00c8>
    1e02:	84 fd       	sbrc	r24, 4
    1e04:	04 c0       	rjmp	.+8      	; 0x1e0e <__vector_36+0x36>
    1e06:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7c00c8>
    1e0a:	83 ff       	sbrs	r24, 3
    1e0c:	08 c0       	rjmp	.+16     	; 0x1e1e <__vector_36+0x46>
		clrError = UDR1; // clear error	or if comandCompleteFlag ignore character
    1e0e:	80 91 ce 00 	lds	r24, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7c00ce>
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	90 93 e1 07 	sts	0x07E1, r25	; 0x8007e1 <clrError+0x1>
    1e18:	80 93 e0 07 	sts	0x07E0, r24	; 0x8007e0 <clrError>
    1e1c:	19 c0       	rjmp	.+50     	; 0x1e50 <__vector_36+0x78>
	}
	else  {
		char c = UDR1;
    1e1e:	80 91 ce 00 	lds	r24, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7c00ce>
		if ((c == '\n') ) {
    1e22:	8a 30       	cpi	r24, 0x0A	; 10
    1e24:	41 f4       	brne	.+16     	; 0x1e36 <__vector_36+0x5e>
			ringbuf_put('\0');  // replace line return with end of string.
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    1e28:	69 de       	rcall	.-814    	; 0x1afc <ringbuf_put>
			commandCompleteFlag1++;
    1e2a:	80 91 ab 08 	lds	r24, 0x08AB	; 0x8008ab <commandCompleteFlag1>
    1e2e:	8f 5f       	subi	r24, 0xFF	; 255
    1e30:	80 93 ab 08 	sts	0x08AB, r24	; 0x8008ab <commandCompleteFlag1>
    1e34:	0d c0       	rjmp	.+26     	; 0x1e50 <__vector_36+0x78>
		}
		else if ((c == '\r')) {   // ignore
    1e36:	8d 30       	cpi	r24, 0x0D	; 13
    1e38:	59 f0       	breq	.+22     	; 0x1e50 <__vector_36+0x78>
			//ringbuf_put('\n');
			;
		}

		else if (c == 0x08 || c == 0x7F )   {  // backspace or delete
    1e3a:	88 30       	cpi	r24, 0x08	; 8
    1e3c:	11 f0       	breq	.+4      	; 0x1e42 <__vector_36+0x6a>
    1e3e:	8f 37       	cpi	r24, 0x7F	; 127
			c = ringbuf_get();
    1e40:	11 f4       	brne	.+4      	; 0x1e46 <__vector_36+0x6e>
    1e42:	33 de       	rcall	.-922    	; 0x1aaa <ringbuf_get>
    1e44:	05 c0       	rjmp	.+10     	; 0x1e50 <__vector_36+0x78>
		}
		else if ( ( c > 0x1F ) && (c < 0x7F )  ) {  // accept printable characters
    1e46:	90 ee       	ldi	r25, 0xE0	; 224
    1e48:	98 0f       	add	r25, r24
    1e4a:	9f 35       	cpi	r25, 0x5F	; 95
			ringbuf_put(c);
    1e4c:	08 f4       	brcc	.+2      	; 0x1e50 <__vector_36+0x78>
    1e4e:	56 de       	rcall	.-852    	; 0x1afc <ringbuf_put>
		}
		//		else if (c == 0x1B)  { // 'esc' -- kill buffer
		//			bufIndex1 = 0;
		//		}
	}
}
    1e50:	ff 91       	pop	r31
    1e52:	ef 91       	pop	r30
    1e54:	bf 91       	pop	r27
    1e56:	af 91       	pop	r26
    1e58:	9f 91       	pop	r25
    1e5a:	8f 91       	pop	r24
    1e5c:	7f 91       	pop	r23
    1e5e:	6f 91       	pop	r22
    1e60:	5f 91       	pop	r21
    1e62:	4f 91       	pop	r20
    1e64:	3f 91       	pop	r19
    1e66:	2f 91       	pop	r18
    1e68:	0f 90       	pop	r0
    1e6a:	0b be       	out	0x3b, r0	; 59
    1e6c:	0f 90       	pop	r0
    1e6e:	0f be       	out	0x3f, r0	; 63
    1e70:	0f 90       	pop	r0
    1e72:	1f 90       	pop	r1
    1e74:	18 95       	reti

00001e76 <doUart>:


	
void doUart(void)
{
	if (commandSize) {
    1e76:	80 91 de 07 	lds	r24, 0x07DE	; 0x8007de <commandSize>
    1e7a:	88 23       	and	r24, r24
    1e7c:	69 f1       	breq	.+90     	; 0x1ed8 <doUart+0x62>
		if (outputCharacters<commandSize) {
    1e7e:	90 91 dd 07 	lds	r25, 0x07DD	; 0x8007dd <outputCharacters>
    1e82:	80 91 de 07 	lds	r24, 0x07DE	; 0x8007de <commandSize>
    1e86:	98 17       	cp	r25, r24
    1e88:	c0 f4       	brcc	.+48     	; 0x1eba <doUart+0x44>
			if (!commandCompleteFlag0) uart0_putchar(buf[outputCharacters],stdout);
    1e8a:	80 91 e2 07 	lds	r24, 0x07E2	; 0x8007e2 <commandCompleteFlag0>
    1e8e:	81 11       	cpse	r24, r1
    1e90:	0b c0       	rjmp	.+22     	; 0x1ea8 <doUart+0x32>
    1e92:	60 91 ce 08 	lds	r22, 0x08CE	; 0x8008ce <__iob+0x2>
    1e96:	70 91 cf 08 	lds	r23, 0x08CF	; 0x8008cf <__iob+0x3>
    1e9a:	e0 91 dd 07 	lds	r30, 0x07DD	; 0x8007dd <outputCharacters>
    1e9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ea0:	e4 55       	subi	r30, 0x54	; 84
    1ea2:	f7 4f       	sbci	r31, 0xF7	; 247
    1ea4:	80 81       	ld	r24, Z
    1ea6:	92 de       	rcall	.-732    	; 0x1bcc <uart0_putchar>
			++outputCharacters;
    1ea8:	80 91 dd 07 	lds	r24, 0x07DD	; 0x8007dd <outputCharacters>
    1eac:	8f 5f       	subi	r24, 0xFF	; 255
    1eae:	80 93 dd 07 	sts	0x07DD, r24	; 0x8007dd <outputCharacters>
			pauseOutputForCmdCnt = 10;			// decremented once per second
    1eb2:	8a e0       	ldi	r24, 0x0A	; 10
    1eb4:	80 93 dc 07 	sts	0x07DC, r24	; 0x8007dc <pauseOutputForCmdCnt>
    1eb8:	13 c0       	rjmp	.+38     	; 0x1ee0 <doUart+0x6a>
		} else if (!pauseOutputForCmdCnt) {   // timed out
    1eba:	80 91 dc 07 	lds	r24, 0x07DC	; 0x8007dc <pauseOutputForCmdCnt>
    1ebe:	81 11       	cpse	r24, r1
    1ec0:	0f c0       	rjmp	.+30     	; 0x1ee0 <doUart+0x6a>
			DISABLE_INTERRUPTS;
    1ec2:	8f b7       	in	r24, 0x3f	; 63
    1ec4:	8f 77       	andi	r24, 0x7F	; 127
    1ec6:	8f bf       	out	0x3f, r24	; 63
			outputCharacters = 0;
    1ec8:	10 92 dd 07 	sts	0x07DD, r1	; 0x8007dd <outputCharacters>
			commandSize = 0;
    1ecc:	10 92 de 07 	sts	0x07DE, r1	; 0x8007de <commandSize>
			bufIndex0 = 0;		
    1ed0:	10 92 df 07 	sts	0x07DF, r1	; 0x8007df <bufIndex0>
			ENABLE_INTERRUPTS;		
    1ed4:	78 94       	sei
    1ed6:	04 c0       	rjmp	.+8      	; 0x1ee0 <doUart+0x6a>
		}			
	} else {
		outputCharacters = 0; 
    1ed8:	10 92 dd 07 	sts	0x07DD, r1	; 0x8007dd <outputCharacters>
		pauseOutputForCmdCnt = 0;		// needed if esc is pressed or if all characters were deleted.
    1edc:	10 92 dc 07 	sts	0x07DC, r1	; 0x8007dc <pauseOutputForCmdCnt>
	}
	
	if (commandCompleteFlag0) 	{
    1ee0:	80 91 e2 07 	lds	r24, 0x07E2	; 0x8007e2 <commandCompleteFlag0>
    1ee4:	88 23       	and	r24, r24
    1ee6:	a9 f0       	breq	.+42     	; 0x1f12 <doUart+0x9c>
//		uart0_putchar(':',stdout);
//		uart0_putchar(' ',stdout);
//		parseCommand(buf);
		printf("    : %s\n",buf);
    1ee8:	8c ea       	ldi	r24, 0xAC	; 172
    1eea:	98 e0       	ldi	r25, 0x08	; 8
    1eec:	9f 93       	push	r25
    1eee:	8f 93       	push	r24
    1ef0:	81 e6       	ldi	r24, 0x61	; 97
    1ef2:	97 e0       	ldi	r25, 0x07	; 7
    1ef4:	9f 93       	push	r25
    1ef6:	8f 93       	push	r24
    1ef8:	75 d6       	rcall	.+3306   	; 0x2be4 <printf>
		outputCharacters = commandSize = pauseOutputForCmdCnt = bufIndex0 = 0;		
    1efa:	10 92 df 07 	sts	0x07DF, r1	; 0x8007df <bufIndex0>
    1efe:	10 92 dc 07 	sts	0x07DC, r1	; 0x8007dc <pauseOutputForCmdCnt>
    1f02:	10 92 de 07 	sts	0x07DE, r1	; 0x8007de <commandSize>
    1f06:	10 92 dd 07 	sts	0x07DD, r1	; 0x8007dd <outputCharacters>
    1f0a:	0f 90       	pop	r0
    1f0c:	0f 90       	pop	r0
    1f0e:	0f 90       	pop	r0
    1f10:	0f 90       	pop	r0
	}	
	
	if (commandCompleteFlag1) {
    1f12:	80 91 ab 08 	lds	r24, 0x08AB	; 0x8008ab <commandCompleteFlag1>
    1f16:	88 23       	and	r24, r24
    1f18:	99 f0       	breq	.+38     	; 0x1f40 <doUart+0xca>
		printf("got Uart1 COmplete:%s \n", buf1);
    1f1a:	8b e2       	ldi	r24, 0x2B	; 43
    1f1c:	98 e0       	ldi	r25, 0x08	; 8
    1f1e:	9f 93       	push	r25
    1f20:	8f 93       	push	r24
    1f22:	8b e6       	ldi	r24, 0x6B	; 107
    1f24:	97 e0       	ldi	r25, 0x07	; 7
    1f26:	9f 93       	push	r25
    1f28:	8f 93       	push	r24
		uart1_put('~');
    1f2a:	5c d6       	rcall	.+3256   	; 0x2be4 <printf>
    1f2c:	8e e7       	ldi	r24, 0x7E	; 126
		uart1_put('*');
    1f2e:	62 de       	rcall	.-828    	; 0x1bf4 <uart1_put>
    1f30:	8a e2       	ldi	r24, 0x2A	; 42
    1f32:	60 de       	rcall	.-832    	; 0x1bf4 <uart1_put>
		uart1_put('~');		
    1f34:	8e e7       	ldi	r24, 0x7E	; 126
    1f36:	5e de       	rcall	.-836    	; 0x1bf4 <uart1_put>
    1f38:	0f 90       	pop	r0
    1f3a:	0f 90       	pop	r0
    1f3c:	0f 90       	pop	r0
    1f3e:	0f 90       	pop	r0
    1f40:	08 95       	ret

00001f42 <__fixunssfsi>:
    1f42:	70 d0       	rcall	.+224    	; 0x2024 <__fp_splitA>
    1f44:	88 f0       	brcs	.+34     	; 0x1f68 <__fixunssfsi+0x26>
    1f46:	9f 57       	subi	r25, 0x7F	; 127
    1f48:	90 f0       	brcs	.+36     	; 0x1f6e <__fixunssfsi+0x2c>
    1f4a:	b9 2f       	mov	r27, r25
    1f4c:	99 27       	eor	r25, r25
    1f4e:	b7 51       	subi	r27, 0x17	; 23
    1f50:	a0 f0       	brcs	.+40     	; 0x1f7a <__fixunssfsi+0x38>
    1f52:	d1 f0       	breq	.+52     	; 0x1f88 <__fixunssfsi+0x46>
    1f54:	66 0f       	add	r22, r22
    1f56:	77 1f       	adc	r23, r23
    1f58:	88 1f       	adc	r24, r24
    1f5a:	99 1f       	adc	r25, r25
    1f5c:	1a f0       	brmi	.+6      	; 0x1f64 <__fixunssfsi+0x22>
    1f5e:	ba 95       	dec	r27
    1f60:	c9 f7       	brne	.-14     	; 0x1f54 <__fixunssfsi+0x12>
    1f62:	12 c0       	rjmp	.+36     	; 0x1f88 <__fixunssfsi+0x46>
    1f64:	b1 30       	cpi	r27, 0x01	; 1
    1f66:	81 f0       	breq	.+32     	; 0x1f88 <__fixunssfsi+0x46>
    1f68:	77 d0       	rcall	.+238    	; 0x2058 <__fp_zero>
    1f6a:	b1 e0       	ldi	r27, 0x01	; 1
    1f6c:	08 95       	ret
    1f6e:	74 c0       	rjmp	.+232    	; 0x2058 <__fp_zero>
    1f70:	67 2f       	mov	r22, r23
    1f72:	78 2f       	mov	r23, r24
    1f74:	88 27       	eor	r24, r24
    1f76:	b8 5f       	subi	r27, 0xF8	; 248
    1f78:	39 f0       	breq	.+14     	; 0x1f88 <__fixunssfsi+0x46>
    1f7a:	b9 3f       	cpi	r27, 0xF9	; 249
    1f7c:	cc f3       	brlt	.-14     	; 0x1f70 <__fixunssfsi+0x2e>
    1f7e:	86 95       	lsr	r24
    1f80:	77 95       	ror	r23
    1f82:	67 95       	ror	r22
    1f84:	b3 95       	inc	r27
    1f86:	d9 f7       	brne	.-10     	; 0x1f7e <__fixunssfsi+0x3c>
    1f88:	3e f4       	brtc	.+14     	; 0x1f98 <__fixunssfsi+0x56>
    1f8a:	90 95       	com	r25
    1f8c:	80 95       	com	r24
    1f8e:	70 95       	com	r23
    1f90:	61 95       	neg	r22
    1f92:	7f 4f       	sbci	r23, 0xFF	; 255
    1f94:	8f 4f       	sbci	r24, 0xFF	; 255
    1f96:	9f 4f       	sbci	r25, 0xFF	; 255
    1f98:	08 95       	ret

00001f9a <__floatunsisf>:
    1f9a:	e8 94       	clt
    1f9c:	09 c0       	rjmp	.+18     	; 0x1fb0 <__floatsisf+0x12>

00001f9e <__floatsisf>:
    1f9e:	97 fb       	bst	r25, 7
    1fa0:	3e f4       	brtc	.+14     	; 0x1fb0 <__floatsisf+0x12>
    1fa2:	90 95       	com	r25
    1fa4:	80 95       	com	r24
    1fa6:	70 95       	com	r23
    1fa8:	61 95       	neg	r22
    1faa:	7f 4f       	sbci	r23, 0xFF	; 255
    1fac:	8f 4f       	sbci	r24, 0xFF	; 255
    1fae:	9f 4f       	sbci	r25, 0xFF	; 255
    1fb0:	99 23       	and	r25, r25
    1fb2:	a9 f0       	breq	.+42     	; 0x1fde <__floatsisf+0x40>
    1fb4:	f9 2f       	mov	r31, r25
    1fb6:	96 e9       	ldi	r25, 0x96	; 150
    1fb8:	bb 27       	eor	r27, r27
    1fba:	93 95       	inc	r25
    1fbc:	f6 95       	lsr	r31
    1fbe:	87 95       	ror	r24
    1fc0:	77 95       	ror	r23
    1fc2:	67 95       	ror	r22
    1fc4:	b7 95       	ror	r27
    1fc6:	f1 11       	cpse	r31, r1
    1fc8:	f8 cf       	rjmp	.-16     	; 0x1fba <__floatsisf+0x1c>
    1fca:	fa f4       	brpl	.+62     	; 0x200a <__DATA_REGION_LENGTH__+0xa>
    1fcc:	bb 0f       	add	r27, r27
    1fce:	11 f4       	brne	.+4      	; 0x1fd4 <__floatsisf+0x36>
    1fd0:	60 ff       	sbrs	r22, 0
    1fd2:	1b c0       	rjmp	.+54     	; 0x200a <__DATA_REGION_LENGTH__+0xa>
    1fd4:	6f 5f       	subi	r22, 0xFF	; 255
    1fd6:	7f 4f       	sbci	r23, 0xFF	; 255
    1fd8:	8f 4f       	sbci	r24, 0xFF	; 255
    1fda:	9f 4f       	sbci	r25, 0xFF	; 255
    1fdc:	16 c0       	rjmp	.+44     	; 0x200a <__DATA_REGION_LENGTH__+0xa>
    1fde:	88 23       	and	r24, r24
    1fe0:	11 f0       	breq	.+4      	; 0x1fe6 <__floatsisf+0x48>
    1fe2:	96 e9       	ldi	r25, 0x96	; 150
    1fe4:	11 c0       	rjmp	.+34     	; 0x2008 <__DATA_REGION_LENGTH__+0x8>
    1fe6:	77 23       	and	r23, r23
    1fe8:	21 f0       	breq	.+8      	; 0x1ff2 <__floatsisf+0x54>
    1fea:	9e e8       	ldi	r25, 0x8E	; 142
    1fec:	87 2f       	mov	r24, r23
    1fee:	76 2f       	mov	r23, r22
    1ff0:	05 c0       	rjmp	.+10     	; 0x1ffc <__floatsisf+0x5e>
    1ff2:	66 23       	and	r22, r22
    1ff4:	71 f0       	breq	.+28     	; 0x2012 <__DATA_REGION_LENGTH__+0x12>
    1ff6:	96 e8       	ldi	r25, 0x86	; 134
    1ff8:	86 2f       	mov	r24, r22
    1ffa:	70 e0       	ldi	r23, 0x00	; 0
    1ffc:	60 e0       	ldi	r22, 0x00	; 0
    1ffe:	2a f0       	brmi	.+10     	; 0x200a <__DATA_REGION_LENGTH__+0xa>
    2000:	9a 95       	dec	r25
    2002:	66 0f       	add	r22, r22
    2004:	77 1f       	adc	r23, r23
    2006:	88 1f       	adc	r24, r24
    2008:	da f7       	brpl	.-10     	; 0x2000 <__DATA_REGION_LENGTH__>
    200a:	88 0f       	add	r24, r24
    200c:	96 95       	lsr	r25
    200e:	87 95       	ror	r24
    2010:	97 f9       	bld	r25, 7
    2012:	08 95       	ret

00002014 <__fp_split3>:
    2014:	57 fd       	sbrc	r21, 7
    2016:	90 58       	subi	r25, 0x80	; 128
    2018:	44 0f       	add	r20, r20
    201a:	55 1f       	adc	r21, r21
    201c:	59 f0       	breq	.+22     	; 0x2034 <__fp_splitA+0x10>
    201e:	5f 3f       	cpi	r21, 0xFF	; 255
    2020:	71 f0       	breq	.+28     	; 0x203e <__fp_splitA+0x1a>
    2022:	47 95       	ror	r20

00002024 <__fp_splitA>:
    2024:	88 0f       	add	r24, r24
    2026:	97 fb       	bst	r25, 7
    2028:	99 1f       	adc	r25, r25
    202a:	61 f0       	breq	.+24     	; 0x2044 <__fp_splitA+0x20>
    202c:	9f 3f       	cpi	r25, 0xFF	; 255
    202e:	79 f0       	breq	.+30     	; 0x204e <__fp_splitA+0x2a>
    2030:	87 95       	ror	r24
    2032:	08 95       	ret
    2034:	12 16       	cp	r1, r18
    2036:	13 06       	cpc	r1, r19
    2038:	14 06       	cpc	r1, r20
    203a:	55 1f       	adc	r21, r21
    203c:	f2 cf       	rjmp	.-28     	; 0x2022 <__fp_split3+0xe>
    203e:	46 95       	lsr	r20
    2040:	f1 df       	rcall	.-30     	; 0x2024 <__fp_splitA>
    2042:	08 c0       	rjmp	.+16     	; 0x2054 <__fp_splitA+0x30>
    2044:	16 16       	cp	r1, r22
    2046:	17 06       	cpc	r1, r23
    2048:	18 06       	cpc	r1, r24
    204a:	99 1f       	adc	r25, r25
    204c:	f1 cf       	rjmp	.-30     	; 0x2030 <__fp_splitA+0xc>
    204e:	86 95       	lsr	r24
    2050:	71 05       	cpc	r23, r1
    2052:	61 05       	cpc	r22, r1
    2054:	08 94       	sec
    2056:	08 95       	ret

00002058 <__fp_zero>:
    2058:	e8 94       	clt

0000205a <__fp_szero>:
    205a:	bb 27       	eor	r27, r27
    205c:	66 27       	eor	r22, r22
    205e:	77 27       	eor	r23, r23
    2060:	cb 01       	movw	r24, r22
    2062:	97 f9       	bld	r25, 7
    2064:	08 95       	ret

00002066 <__mulsf3>:
    2066:	0b d0       	rcall	.+22     	; 0x207e <__mulsf3x>
    2068:	78 c0       	rjmp	.+240    	; 0x215a <__fp_round>
    206a:	69 d0       	rcall	.+210    	; 0x213e <__fp_pscA>
    206c:	28 f0       	brcs	.+10     	; 0x2078 <__mulsf3+0x12>
    206e:	6e d0       	rcall	.+220    	; 0x214c <__fp_pscB>
    2070:	18 f0       	brcs	.+6      	; 0x2078 <__mulsf3+0x12>
    2072:	95 23       	and	r25, r21
    2074:	09 f0       	breq	.+2      	; 0x2078 <__mulsf3+0x12>
    2076:	5a c0       	rjmp	.+180    	; 0x212c <__fp_inf>
    2078:	5f c0       	rjmp	.+190    	; 0x2138 <__fp_nan>
    207a:	11 24       	eor	r1, r1
    207c:	ee cf       	rjmp	.-36     	; 0x205a <__fp_szero>

0000207e <__mulsf3x>:
    207e:	ca df       	rcall	.-108    	; 0x2014 <__fp_split3>
    2080:	a0 f3       	brcs	.-24     	; 0x206a <__mulsf3+0x4>

00002082 <__mulsf3_pse>:
    2082:	95 9f       	mul	r25, r21
    2084:	d1 f3       	breq	.-12     	; 0x207a <__mulsf3+0x14>
    2086:	95 0f       	add	r25, r21
    2088:	50 e0       	ldi	r21, 0x00	; 0
    208a:	55 1f       	adc	r21, r21
    208c:	62 9f       	mul	r22, r18
    208e:	f0 01       	movw	r30, r0
    2090:	72 9f       	mul	r23, r18
    2092:	bb 27       	eor	r27, r27
    2094:	f0 0d       	add	r31, r0
    2096:	b1 1d       	adc	r27, r1
    2098:	63 9f       	mul	r22, r19
    209a:	aa 27       	eor	r26, r26
    209c:	f0 0d       	add	r31, r0
    209e:	b1 1d       	adc	r27, r1
    20a0:	aa 1f       	adc	r26, r26
    20a2:	64 9f       	mul	r22, r20
    20a4:	66 27       	eor	r22, r22
    20a6:	b0 0d       	add	r27, r0
    20a8:	a1 1d       	adc	r26, r1
    20aa:	66 1f       	adc	r22, r22
    20ac:	82 9f       	mul	r24, r18
    20ae:	22 27       	eor	r18, r18
    20b0:	b0 0d       	add	r27, r0
    20b2:	a1 1d       	adc	r26, r1
    20b4:	62 1f       	adc	r22, r18
    20b6:	73 9f       	mul	r23, r19
    20b8:	b0 0d       	add	r27, r0
    20ba:	a1 1d       	adc	r26, r1
    20bc:	62 1f       	adc	r22, r18
    20be:	83 9f       	mul	r24, r19
    20c0:	a0 0d       	add	r26, r0
    20c2:	61 1d       	adc	r22, r1
    20c4:	22 1f       	adc	r18, r18
    20c6:	74 9f       	mul	r23, r20
    20c8:	33 27       	eor	r19, r19
    20ca:	a0 0d       	add	r26, r0
    20cc:	61 1d       	adc	r22, r1
    20ce:	23 1f       	adc	r18, r19
    20d0:	84 9f       	mul	r24, r20
    20d2:	60 0d       	add	r22, r0
    20d4:	21 1d       	adc	r18, r1
    20d6:	82 2f       	mov	r24, r18
    20d8:	76 2f       	mov	r23, r22
    20da:	6a 2f       	mov	r22, r26
    20dc:	11 24       	eor	r1, r1
    20de:	9f 57       	subi	r25, 0x7F	; 127
    20e0:	50 40       	sbci	r21, 0x00	; 0
    20e2:	8a f0       	brmi	.+34     	; 0x2106 <__mulsf3_pse+0x84>
    20e4:	e1 f0       	breq	.+56     	; 0x211e <__mulsf3_pse+0x9c>
    20e6:	88 23       	and	r24, r24
    20e8:	4a f0       	brmi	.+18     	; 0x20fc <__mulsf3_pse+0x7a>
    20ea:	ee 0f       	add	r30, r30
    20ec:	ff 1f       	adc	r31, r31
    20ee:	bb 1f       	adc	r27, r27
    20f0:	66 1f       	adc	r22, r22
    20f2:	77 1f       	adc	r23, r23
    20f4:	88 1f       	adc	r24, r24
    20f6:	91 50       	subi	r25, 0x01	; 1
    20f8:	50 40       	sbci	r21, 0x00	; 0
    20fa:	a9 f7       	brne	.-22     	; 0x20e6 <__mulsf3_pse+0x64>
    20fc:	9e 3f       	cpi	r25, 0xFE	; 254
    20fe:	51 05       	cpc	r21, r1
    2100:	70 f0       	brcs	.+28     	; 0x211e <__mulsf3_pse+0x9c>
    2102:	14 c0       	rjmp	.+40     	; 0x212c <__fp_inf>
    2104:	aa cf       	rjmp	.-172    	; 0x205a <__fp_szero>
    2106:	5f 3f       	cpi	r21, 0xFF	; 255
    2108:	ec f3       	brlt	.-6      	; 0x2104 <__mulsf3_pse+0x82>
    210a:	98 3e       	cpi	r25, 0xE8	; 232
    210c:	dc f3       	brlt	.-10     	; 0x2104 <__mulsf3_pse+0x82>
    210e:	86 95       	lsr	r24
    2110:	77 95       	ror	r23
    2112:	67 95       	ror	r22
    2114:	b7 95       	ror	r27
    2116:	f7 95       	ror	r31
    2118:	e7 95       	ror	r30
    211a:	9f 5f       	subi	r25, 0xFF	; 255
    211c:	c1 f7       	brne	.-16     	; 0x210e <__mulsf3_pse+0x8c>
    211e:	fe 2b       	or	r31, r30
    2120:	88 0f       	add	r24, r24
    2122:	91 1d       	adc	r25, r1
    2124:	96 95       	lsr	r25
    2126:	87 95       	ror	r24
    2128:	97 f9       	bld	r25, 7
    212a:	08 95       	ret

0000212c <__fp_inf>:
    212c:	97 f9       	bld	r25, 7
    212e:	9f 67       	ori	r25, 0x7F	; 127
    2130:	80 e8       	ldi	r24, 0x80	; 128
    2132:	70 e0       	ldi	r23, 0x00	; 0
    2134:	60 e0       	ldi	r22, 0x00	; 0
    2136:	08 95       	ret

00002138 <__fp_nan>:
    2138:	9f ef       	ldi	r25, 0xFF	; 255
    213a:	80 ec       	ldi	r24, 0xC0	; 192
    213c:	08 95       	ret

0000213e <__fp_pscA>:
    213e:	00 24       	eor	r0, r0
    2140:	0a 94       	dec	r0
    2142:	16 16       	cp	r1, r22
    2144:	17 06       	cpc	r1, r23
    2146:	18 06       	cpc	r1, r24
    2148:	09 06       	cpc	r0, r25
    214a:	08 95       	ret

0000214c <__fp_pscB>:
    214c:	00 24       	eor	r0, r0
    214e:	0a 94       	dec	r0
    2150:	12 16       	cp	r1, r18
    2152:	13 06       	cpc	r1, r19
    2154:	14 06       	cpc	r1, r20
    2156:	05 06       	cpc	r0, r21
    2158:	08 95       	ret

0000215a <__fp_round>:
    215a:	09 2e       	mov	r0, r25
    215c:	03 94       	inc	r0
    215e:	00 0c       	add	r0, r0
    2160:	11 f4       	brne	.+4      	; 0x2166 <__fp_round+0xc>
    2162:	88 23       	and	r24, r24
    2164:	52 f0       	brmi	.+20     	; 0x217a <__fp_round+0x20>
    2166:	bb 0f       	add	r27, r27
    2168:	40 f4       	brcc	.+16     	; 0x217a <__fp_round+0x20>
    216a:	bf 2b       	or	r27, r31
    216c:	11 f4       	brne	.+4      	; 0x2172 <__fp_round+0x18>
    216e:	60 ff       	sbrs	r22, 0
    2170:	04 c0       	rjmp	.+8      	; 0x217a <__fp_round+0x20>
    2172:	6f 5f       	subi	r22, 0xFF	; 255
    2174:	7f 4f       	sbci	r23, 0xFF	; 255
    2176:	8f 4f       	sbci	r24, 0xFF	; 255
    2178:	9f 4f       	sbci	r25, 0xFF	; 255
    217a:	08 95       	ret

0000217c <vfprintf>:
    217c:	2f 92       	push	r2
    217e:	3f 92       	push	r3
    2180:	4f 92       	push	r4
    2182:	5f 92       	push	r5
    2184:	6f 92       	push	r6
    2186:	7f 92       	push	r7
    2188:	8f 92       	push	r8
    218a:	9f 92       	push	r9
    218c:	af 92       	push	r10
    218e:	bf 92       	push	r11
    2190:	cf 92       	push	r12
    2192:	df 92       	push	r13
    2194:	ef 92       	push	r14
    2196:	ff 92       	push	r15
    2198:	0f 93       	push	r16
    219a:	1f 93       	push	r17
    219c:	cf 93       	push	r28
    219e:	df 93       	push	r29
    21a0:	cd b7       	in	r28, 0x3d	; 61
    21a2:	de b7       	in	r29, 0x3e	; 62
    21a4:	60 97       	sbiw	r28, 0x10	; 16
    21a6:	0f b6       	in	r0, 0x3f	; 63
    21a8:	f8 94       	cli
    21aa:	de bf       	out	0x3e, r29	; 62
    21ac:	0f be       	out	0x3f, r0	; 63
    21ae:	cd bf       	out	0x3d, r28	; 61
    21b0:	7c 01       	movw	r14, r24
    21b2:	1b 01       	movw	r2, r22
    21b4:	6a 01       	movw	r12, r20
    21b6:	fc 01       	movw	r30, r24
    21b8:	17 82       	std	Z+7, r1	; 0x07
    21ba:	16 82       	std	Z+6, r1	; 0x06
    21bc:	83 81       	ldd	r24, Z+3	; 0x03
    21be:	81 ff       	sbrs	r24, 1
    21c0:	2a c3       	rjmp	.+1620   	; 0x2816 <__stack+0x617>
    21c2:	9e 01       	movw	r18, r28
    21c4:	2f 5f       	subi	r18, 0xFF	; 255
    21c6:	3f 4f       	sbci	r19, 0xFF	; 255
    21c8:	39 01       	movw	r6, r18
    21ca:	f7 01       	movw	r30, r14
    21cc:	93 81       	ldd	r25, Z+3	; 0x03
    21ce:	f1 01       	movw	r30, r2
    21d0:	93 fd       	sbrc	r25, 3
    21d2:	85 91       	lpm	r24, Z+
    21d4:	93 ff       	sbrs	r25, 3
    21d6:	81 91       	ld	r24, Z+
    21d8:	1f 01       	movw	r2, r30
    21da:	88 23       	and	r24, r24
    21dc:	09 f4       	brne	.+2      	; 0x21e0 <vfprintf+0x64>
    21de:	17 c3       	rjmp	.+1582   	; 0x280e <__stack+0x60f>
    21e0:	85 32       	cpi	r24, 0x25	; 37
    21e2:	39 f4       	brne	.+14     	; 0x21f2 <vfprintf+0x76>
    21e4:	93 fd       	sbrc	r25, 3
    21e6:	85 91       	lpm	r24, Z+
    21e8:	93 ff       	sbrs	r25, 3
    21ea:	81 91       	ld	r24, Z+
    21ec:	1f 01       	movw	r2, r30
    21ee:	85 32       	cpi	r24, 0x25	; 37
    21f0:	31 f4       	brne	.+12     	; 0x21fe <vfprintf+0x82>
    21f2:	b7 01       	movw	r22, r14
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	ba d4       	rcall	.+2420   	; 0x2b6c <fputc>
    21f8:	56 01       	movw	r10, r12
    21fa:	65 01       	movw	r12, r10
    21fc:	e6 cf       	rjmp	.-52     	; 0x21ca <vfprintf+0x4e>
    21fe:	10 e0       	ldi	r17, 0x00	; 0
    2200:	51 2c       	mov	r5, r1
    2202:	91 2c       	mov	r9, r1
    2204:	ff e1       	ldi	r31, 0x1F	; 31
    2206:	f9 15       	cp	r31, r9
    2208:	d8 f0       	brcs	.+54     	; 0x2240 <__stack+0x41>
    220a:	8b 32       	cpi	r24, 0x2B	; 43
    220c:	79 f0       	breq	.+30     	; 0x222c <__stack+0x2d>
    220e:	38 f4       	brcc	.+14     	; 0x221e <__stack+0x1f>
    2210:	80 32       	cpi	r24, 0x20	; 32
    2212:	79 f0       	breq	.+30     	; 0x2232 <__stack+0x33>
    2214:	83 32       	cpi	r24, 0x23	; 35
    2216:	a1 f4       	brne	.+40     	; 0x2240 <__stack+0x41>
    2218:	f9 2d       	mov	r31, r9
    221a:	f0 61       	ori	r31, 0x10	; 16
    221c:	2e c0       	rjmp	.+92     	; 0x227a <__stack+0x7b>
    221e:	8d 32       	cpi	r24, 0x2D	; 45
    2220:	61 f0       	breq	.+24     	; 0x223a <__stack+0x3b>
    2222:	80 33       	cpi	r24, 0x30	; 48
    2224:	69 f4       	brne	.+26     	; 0x2240 <__stack+0x41>
    2226:	29 2d       	mov	r18, r9
    2228:	21 60       	ori	r18, 0x01	; 1
    222a:	2d c0       	rjmp	.+90     	; 0x2286 <__stack+0x87>
    222c:	39 2d       	mov	r19, r9
    222e:	32 60       	ori	r19, 0x02	; 2
    2230:	93 2e       	mov	r9, r19
    2232:	89 2d       	mov	r24, r9
    2234:	84 60       	ori	r24, 0x04	; 4
    2236:	98 2e       	mov	r9, r24
    2238:	2a c0       	rjmp	.+84     	; 0x228e <__stack+0x8f>
    223a:	e9 2d       	mov	r30, r9
    223c:	e8 60       	ori	r30, 0x08	; 8
    223e:	15 c0       	rjmp	.+42     	; 0x226a <__stack+0x6b>
    2240:	97 fc       	sbrc	r9, 7
    2242:	2d c0       	rjmp	.+90     	; 0x229e <__stack+0x9f>
    2244:	20 ed       	ldi	r18, 0xD0	; 208
    2246:	28 0f       	add	r18, r24
    2248:	2a 30       	cpi	r18, 0x0A	; 10
    224a:	88 f4       	brcc	.+34     	; 0x226e <__stack+0x6f>
    224c:	96 fe       	sbrs	r9, 6
    224e:	06 c0       	rjmp	.+12     	; 0x225c <__stack+0x5d>
    2250:	3a e0       	ldi	r19, 0x0A	; 10
    2252:	13 9f       	mul	r17, r19
    2254:	20 0d       	add	r18, r0
    2256:	11 24       	eor	r1, r1
    2258:	12 2f       	mov	r17, r18
    225a:	19 c0       	rjmp	.+50     	; 0x228e <__stack+0x8f>
    225c:	8a e0       	ldi	r24, 0x0A	; 10
    225e:	58 9e       	mul	r5, r24
    2260:	20 0d       	add	r18, r0
    2262:	11 24       	eor	r1, r1
    2264:	52 2e       	mov	r5, r18
    2266:	e9 2d       	mov	r30, r9
    2268:	e0 62       	ori	r30, 0x20	; 32
    226a:	9e 2e       	mov	r9, r30
    226c:	10 c0       	rjmp	.+32     	; 0x228e <__stack+0x8f>
    226e:	8e 32       	cpi	r24, 0x2E	; 46
    2270:	31 f4       	brne	.+12     	; 0x227e <__stack+0x7f>
    2272:	96 fc       	sbrc	r9, 6
    2274:	cc c2       	rjmp	.+1432   	; 0x280e <__stack+0x60f>
    2276:	f9 2d       	mov	r31, r9
    2278:	f0 64       	ori	r31, 0x40	; 64
    227a:	9f 2e       	mov	r9, r31
    227c:	08 c0       	rjmp	.+16     	; 0x228e <__stack+0x8f>
    227e:	8c 36       	cpi	r24, 0x6C	; 108
    2280:	21 f4       	brne	.+8      	; 0x228a <__stack+0x8b>
    2282:	29 2d       	mov	r18, r9
    2284:	20 68       	ori	r18, 0x80	; 128
    2286:	92 2e       	mov	r9, r18
    2288:	02 c0       	rjmp	.+4      	; 0x228e <__stack+0x8f>
    228a:	88 36       	cpi	r24, 0x68	; 104
    228c:	41 f4       	brne	.+16     	; 0x229e <__stack+0x9f>
    228e:	f1 01       	movw	r30, r2
    2290:	93 fd       	sbrc	r25, 3
    2292:	85 91       	lpm	r24, Z+
    2294:	93 ff       	sbrs	r25, 3
    2296:	81 91       	ld	r24, Z+
    2298:	1f 01       	movw	r2, r30
    229a:	81 11       	cpse	r24, r1
    229c:	b3 cf       	rjmp	.-154    	; 0x2204 <__stack+0x5>
    229e:	9b eb       	ldi	r25, 0xBB	; 187
    22a0:	98 0f       	add	r25, r24
    22a2:	93 30       	cpi	r25, 0x03	; 3
    22a4:	20 f4       	brcc	.+8      	; 0x22ae <__stack+0xaf>
    22a6:	99 2d       	mov	r25, r9
    22a8:	90 61       	ori	r25, 0x10	; 16
    22aa:	80 5e       	subi	r24, 0xE0	; 224
    22ac:	07 c0       	rjmp	.+14     	; 0x22bc <__stack+0xbd>
    22ae:	9b e9       	ldi	r25, 0x9B	; 155
    22b0:	98 0f       	add	r25, r24
    22b2:	93 30       	cpi	r25, 0x03	; 3
    22b4:	08 f0       	brcs	.+2      	; 0x22b8 <__stack+0xb9>
    22b6:	59 c1       	rjmp	.+690    	; 0x256a <__stack+0x36b>
    22b8:	99 2d       	mov	r25, r9
    22ba:	9f 7e       	andi	r25, 0xEF	; 239
    22bc:	96 ff       	sbrs	r25, 6
    22be:	16 e0       	ldi	r17, 0x06	; 6
    22c0:	9f 73       	andi	r25, 0x3F	; 63
    22c2:	99 2e       	mov	r9, r25
    22c4:	85 36       	cpi	r24, 0x65	; 101
    22c6:	19 f4       	brne	.+6      	; 0x22ce <__stack+0xcf>
    22c8:	90 64       	ori	r25, 0x40	; 64
    22ca:	99 2e       	mov	r9, r25
    22cc:	08 c0       	rjmp	.+16     	; 0x22de <__stack+0xdf>
    22ce:	86 36       	cpi	r24, 0x66	; 102
    22d0:	21 f4       	brne	.+8      	; 0x22da <__stack+0xdb>
    22d2:	39 2f       	mov	r19, r25
    22d4:	30 68       	ori	r19, 0x80	; 128
    22d6:	93 2e       	mov	r9, r19
    22d8:	02 c0       	rjmp	.+4      	; 0x22de <__stack+0xdf>
    22da:	11 11       	cpse	r17, r1
    22dc:	11 50       	subi	r17, 0x01	; 1
    22de:	97 fe       	sbrs	r9, 7
    22e0:	07 c0       	rjmp	.+14     	; 0x22f0 <__stack+0xf1>
    22e2:	1c 33       	cpi	r17, 0x3C	; 60
    22e4:	50 f4       	brcc	.+20     	; 0x22fa <__stack+0xfb>
    22e6:	44 24       	eor	r4, r4
    22e8:	43 94       	inc	r4
    22ea:	41 0e       	add	r4, r17
    22ec:	27 e0       	ldi	r18, 0x07	; 7
    22ee:	0b c0       	rjmp	.+22     	; 0x2306 <__stack+0x107>
    22f0:	18 30       	cpi	r17, 0x08	; 8
    22f2:	38 f0       	brcs	.+14     	; 0x2302 <__stack+0x103>
    22f4:	27 e0       	ldi	r18, 0x07	; 7
    22f6:	17 e0       	ldi	r17, 0x07	; 7
    22f8:	05 c0       	rjmp	.+10     	; 0x2304 <__stack+0x105>
    22fa:	27 e0       	ldi	r18, 0x07	; 7
    22fc:	9c e3       	ldi	r25, 0x3C	; 60
    22fe:	49 2e       	mov	r4, r25
    2300:	02 c0       	rjmp	.+4      	; 0x2306 <__stack+0x107>
    2302:	21 2f       	mov	r18, r17
    2304:	41 2c       	mov	r4, r1
    2306:	56 01       	movw	r10, r12
    2308:	84 e0       	ldi	r24, 0x04	; 4
    230a:	a8 0e       	add	r10, r24
    230c:	b1 1c       	adc	r11, r1
    230e:	f6 01       	movw	r30, r12
    2310:	60 81       	ld	r22, Z
    2312:	71 81       	ldd	r23, Z+1	; 0x01
    2314:	82 81       	ldd	r24, Z+2	; 0x02
    2316:	93 81       	ldd	r25, Z+3	; 0x03
    2318:	04 2d       	mov	r16, r4
    231a:	a3 01       	movw	r20, r6
    231c:	28 d3       	rcall	.+1616   	; 0x296e <__ftoa_engine>
    231e:	6c 01       	movw	r12, r24
    2320:	f9 81       	ldd	r31, Y+1	; 0x01
    2322:	fc 87       	std	Y+12, r31	; 0x0c
    2324:	f0 ff       	sbrs	r31, 0
    2326:	02 c0       	rjmp	.+4      	; 0x232c <__stack+0x12d>
    2328:	f3 ff       	sbrs	r31, 3
    232a:	06 c0       	rjmp	.+12     	; 0x2338 <__stack+0x139>
    232c:	91 fc       	sbrc	r9, 1
    232e:	06 c0       	rjmp	.+12     	; 0x233c <__stack+0x13d>
    2330:	92 fe       	sbrs	r9, 2
    2332:	06 c0       	rjmp	.+12     	; 0x2340 <__stack+0x141>
    2334:	00 e2       	ldi	r16, 0x20	; 32
    2336:	05 c0       	rjmp	.+10     	; 0x2342 <__stack+0x143>
    2338:	0d e2       	ldi	r16, 0x2D	; 45
    233a:	03 c0       	rjmp	.+6      	; 0x2342 <__stack+0x143>
    233c:	0b e2       	ldi	r16, 0x2B	; 43
    233e:	01 c0       	rjmp	.+2      	; 0x2342 <__stack+0x143>
    2340:	00 e0       	ldi	r16, 0x00	; 0
    2342:	8c 85       	ldd	r24, Y+12	; 0x0c
    2344:	8c 70       	andi	r24, 0x0C	; 12
    2346:	19 f0       	breq	.+6      	; 0x234e <__stack+0x14f>
    2348:	01 11       	cpse	r16, r1
    234a:	43 c2       	rjmp	.+1158   	; 0x27d2 <__stack+0x5d3>
    234c:	80 c2       	rjmp	.+1280   	; 0x284e <__stack+0x64f>
    234e:	97 fe       	sbrs	r9, 7
    2350:	10 c0       	rjmp	.+32     	; 0x2372 <__stack+0x173>
    2352:	4c 0c       	add	r4, r12
    2354:	fc 85       	ldd	r31, Y+12	; 0x0c
    2356:	f4 ff       	sbrs	r31, 4
    2358:	04 c0       	rjmp	.+8      	; 0x2362 <__stack+0x163>
    235a:	8a 81       	ldd	r24, Y+2	; 0x02
    235c:	81 33       	cpi	r24, 0x31	; 49
    235e:	09 f4       	brne	.+2      	; 0x2362 <__stack+0x163>
    2360:	4a 94       	dec	r4
    2362:	14 14       	cp	r1, r4
    2364:	74 f5       	brge	.+92     	; 0x23c2 <__stack+0x1c3>
    2366:	28 e0       	ldi	r18, 0x08	; 8
    2368:	24 15       	cp	r18, r4
    236a:	78 f5       	brcc	.+94     	; 0x23ca <__stack+0x1cb>
    236c:	88 e0       	ldi	r24, 0x08	; 8
    236e:	48 2e       	mov	r4, r24
    2370:	2c c0       	rjmp	.+88     	; 0x23ca <__stack+0x1cb>
    2372:	96 fc       	sbrc	r9, 6
    2374:	2a c0       	rjmp	.+84     	; 0x23ca <__stack+0x1cb>
    2376:	81 2f       	mov	r24, r17
    2378:	90 e0       	ldi	r25, 0x00	; 0
    237a:	8c 15       	cp	r24, r12
    237c:	9d 05       	cpc	r25, r13
    237e:	9c f0       	brlt	.+38     	; 0x23a6 <__stack+0x1a7>
    2380:	3c ef       	ldi	r19, 0xFC	; 252
    2382:	c3 16       	cp	r12, r19
    2384:	3f ef       	ldi	r19, 0xFF	; 255
    2386:	d3 06       	cpc	r13, r19
    2388:	74 f0       	brlt	.+28     	; 0x23a6 <__stack+0x1a7>
    238a:	89 2d       	mov	r24, r9
    238c:	80 68       	ori	r24, 0x80	; 128
    238e:	98 2e       	mov	r9, r24
    2390:	0a c0       	rjmp	.+20     	; 0x23a6 <__stack+0x1a7>
    2392:	e2 e0       	ldi	r30, 0x02	; 2
    2394:	f0 e0       	ldi	r31, 0x00	; 0
    2396:	ec 0f       	add	r30, r28
    2398:	fd 1f       	adc	r31, r29
    239a:	e1 0f       	add	r30, r17
    239c:	f1 1d       	adc	r31, r1
    239e:	80 81       	ld	r24, Z
    23a0:	80 33       	cpi	r24, 0x30	; 48
    23a2:	19 f4       	brne	.+6      	; 0x23aa <__stack+0x1ab>
    23a4:	11 50       	subi	r17, 0x01	; 1
    23a6:	11 11       	cpse	r17, r1
    23a8:	f4 cf       	rjmp	.-24     	; 0x2392 <__stack+0x193>
    23aa:	97 fe       	sbrs	r9, 7
    23ac:	0e c0       	rjmp	.+28     	; 0x23ca <__stack+0x1cb>
    23ae:	44 24       	eor	r4, r4
    23b0:	43 94       	inc	r4
    23b2:	41 0e       	add	r4, r17
    23b4:	81 2f       	mov	r24, r17
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	c8 16       	cp	r12, r24
    23ba:	d9 06       	cpc	r13, r25
    23bc:	2c f4       	brge	.+10     	; 0x23c8 <__stack+0x1c9>
    23be:	1c 19       	sub	r17, r12
    23c0:	04 c0       	rjmp	.+8      	; 0x23ca <__stack+0x1cb>
    23c2:	44 24       	eor	r4, r4
    23c4:	43 94       	inc	r4
    23c6:	01 c0       	rjmp	.+2      	; 0x23ca <__stack+0x1cb>
    23c8:	10 e0       	ldi	r17, 0x00	; 0
    23ca:	97 fe       	sbrs	r9, 7
    23cc:	06 c0       	rjmp	.+12     	; 0x23da <__stack+0x1db>
    23ce:	1c 14       	cp	r1, r12
    23d0:	1d 04       	cpc	r1, r13
    23d2:	34 f4       	brge	.+12     	; 0x23e0 <__stack+0x1e1>
    23d4:	c6 01       	movw	r24, r12
    23d6:	01 96       	adiw	r24, 0x01	; 1
    23d8:	05 c0       	rjmp	.+10     	; 0x23e4 <__stack+0x1e5>
    23da:	85 e0       	ldi	r24, 0x05	; 5
    23dc:	90 e0       	ldi	r25, 0x00	; 0
    23de:	02 c0       	rjmp	.+4      	; 0x23e4 <__stack+0x1e5>
    23e0:	81 e0       	ldi	r24, 0x01	; 1
    23e2:	90 e0       	ldi	r25, 0x00	; 0
    23e4:	01 11       	cpse	r16, r1
    23e6:	01 96       	adiw	r24, 0x01	; 1
    23e8:	11 23       	and	r17, r17
    23ea:	31 f0       	breq	.+12     	; 0x23f8 <__stack+0x1f9>
    23ec:	21 2f       	mov	r18, r17
    23ee:	30 e0       	ldi	r19, 0x00	; 0
    23f0:	2f 5f       	subi	r18, 0xFF	; 255
    23f2:	3f 4f       	sbci	r19, 0xFF	; 255
    23f4:	82 0f       	add	r24, r18
    23f6:	93 1f       	adc	r25, r19
    23f8:	25 2d       	mov	r18, r5
    23fa:	30 e0       	ldi	r19, 0x00	; 0
    23fc:	82 17       	cp	r24, r18
    23fe:	93 07       	cpc	r25, r19
    2400:	14 f4       	brge	.+4      	; 0x2406 <__stack+0x207>
    2402:	58 1a       	sub	r5, r24
    2404:	01 c0       	rjmp	.+2      	; 0x2408 <__stack+0x209>
    2406:	51 2c       	mov	r5, r1
    2408:	89 2d       	mov	r24, r9
    240a:	89 70       	andi	r24, 0x09	; 9
    240c:	41 f4       	brne	.+16     	; 0x241e <__stack+0x21f>
    240e:	55 20       	and	r5, r5
    2410:	31 f0       	breq	.+12     	; 0x241e <__stack+0x21f>
    2412:	b7 01       	movw	r22, r14
    2414:	80 e2       	ldi	r24, 0x20	; 32
    2416:	90 e0       	ldi	r25, 0x00	; 0
    2418:	a9 d3       	rcall	.+1874   	; 0x2b6c <fputc>
    241a:	5a 94       	dec	r5
    241c:	f8 cf       	rjmp	.-16     	; 0x240e <__stack+0x20f>
    241e:	00 23       	and	r16, r16
    2420:	21 f0       	breq	.+8      	; 0x242a <__stack+0x22b>
    2422:	b7 01       	movw	r22, r14
    2424:	80 2f       	mov	r24, r16
    2426:	90 e0       	ldi	r25, 0x00	; 0
    2428:	a1 d3       	rcall	.+1858   	; 0x2b6c <fputc>
    242a:	93 fc       	sbrc	r9, 3
    242c:	08 c0       	rjmp	.+16     	; 0x243e <__stack+0x23f>
    242e:	55 20       	and	r5, r5
    2430:	31 f0       	breq	.+12     	; 0x243e <__stack+0x23f>
    2432:	b7 01       	movw	r22, r14
    2434:	80 e3       	ldi	r24, 0x30	; 48
    2436:	90 e0       	ldi	r25, 0x00	; 0
    2438:	99 d3       	rcall	.+1842   	; 0x2b6c <fputc>
    243a:	5a 94       	dec	r5
    243c:	f8 cf       	rjmp	.-16     	; 0x242e <__stack+0x22f>
    243e:	97 fe       	sbrs	r9, 7
    2440:	4a c0       	rjmp	.+148    	; 0x24d6 <__stack+0x2d7>
    2442:	46 01       	movw	r8, r12
    2444:	d7 fe       	sbrs	r13, 7
    2446:	02 c0       	rjmp	.+4      	; 0x244c <__stack+0x24d>
    2448:	81 2c       	mov	r8, r1
    244a:	91 2c       	mov	r9, r1
    244c:	c6 01       	movw	r24, r12
    244e:	88 19       	sub	r24, r8
    2450:	99 09       	sbc	r25, r9
    2452:	f3 01       	movw	r30, r6
    2454:	e8 0f       	add	r30, r24
    2456:	f9 1f       	adc	r31, r25
    2458:	fe 87       	std	Y+14, r31	; 0x0e
    245a:	ed 87       	std	Y+13, r30	; 0x0d
    245c:	96 01       	movw	r18, r12
    245e:	24 19       	sub	r18, r4
    2460:	31 09       	sbc	r19, r1
    2462:	38 8b       	std	Y+16, r19	; 0x10
    2464:	2f 87       	std	Y+15, r18	; 0x0f
    2466:	01 2f       	mov	r16, r17
    2468:	10 e0       	ldi	r17, 0x00	; 0
    246a:	11 95       	neg	r17
    246c:	01 95       	neg	r16
    246e:	11 09       	sbc	r17, r1
    2470:	3f ef       	ldi	r19, 0xFF	; 255
    2472:	83 16       	cp	r8, r19
    2474:	93 06       	cpc	r9, r19
    2476:	21 f4       	brne	.+8      	; 0x2480 <__stack+0x281>
    2478:	b7 01       	movw	r22, r14
    247a:	8e e2       	ldi	r24, 0x2E	; 46
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	76 d3       	rcall	.+1772   	; 0x2b6c <fputc>
    2480:	c8 14       	cp	r12, r8
    2482:	d9 04       	cpc	r13, r9
    2484:	4c f0       	brlt	.+18     	; 0x2498 <__stack+0x299>
    2486:	8f 85       	ldd	r24, Y+15	; 0x0f
    2488:	98 89       	ldd	r25, Y+16	; 0x10
    248a:	88 15       	cp	r24, r8
    248c:	99 05       	cpc	r25, r9
    248e:	24 f4       	brge	.+8      	; 0x2498 <__stack+0x299>
    2490:	ed 85       	ldd	r30, Y+13	; 0x0d
    2492:	fe 85       	ldd	r31, Y+14	; 0x0e
    2494:	81 81       	ldd	r24, Z+1	; 0x01
    2496:	01 c0       	rjmp	.+2      	; 0x249a <__stack+0x29b>
    2498:	80 e3       	ldi	r24, 0x30	; 48
    249a:	f1 e0       	ldi	r31, 0x01	; 1
    249c:	8f 1a       	sub	r8, r31
    249e:	91 08       	sbc	r9, r1
    24a0:	2d 85       	ldd	r18, Y+13	; 0x0d
    24a2:	3e 85       	ldd	r19, Y+14	; 0x0e
    24a4:	2f 5f       	subi	r18, 0xFF	; 255
    24a6:	3f 4f       	sbci	r19, 0xFF	; 255
    24a8:	3e 87       	std	Y+14, r19	; 0x0e
    24aa:	2d 87       	std	Y+13, r18	; 0x0d
    24ac:	80 16       	cp	r8, r16
    24ae:	91 06       	cpc	r9, r17
    24b0:	24 f0       	brlt	.+8      	; 0x24ba <__stack+0x2bb>
    24b2:	b7 01       	movw	r22, r14
    24b4:	90 e0       	ldi	r25, 0x00	; 0
    24b6:	5a d3       	rcall	.+1716   	; 0x2b6c <fputc>
    24b8:	db cf       	rjmp	.-74     	; 0x2470 <__stack+0x271>
    24ba:	c8 14       	cp	r12, r8
    24bc:	d9 04       	cpc	r13, r9
    24be:	41 f4       	brne	.+16     	; 0x24d0 <__stack+0x2d1>
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	96 33       	cpi	r25, 0x36	; 54
    24c4:	20 f4       	brcc	.+8      	; 0x24ce <__stack+0x2cf>
    24c6:	95 33       	cpi	r25, 0x35	; 53
    24c8:	19 f4       	brne	.+6      	; 0x24d0 <__stack+0x2d1>
    24ca:	3c 85       	ldd	r19, Y+12	; 0x0c
    24cc:	34 ff       	sbrs	r19, 4
    24ce:	81 e3       	ldi	r24, 0x31	; 49
    24d0:	b7 01       	movw	r22, r14
    24d2:	90 e0       	ldi	r25, 0x00	; 0
    24d4:	48 c0       	rjmp	.+144    	; 0x2566 <__stack+0x367>
    24d6:	8a 81       	ldd	r24, Y+2	; 0x02
    24d8:	81 33       	cpi	r24, 0x31	; 49
    24da:	19 f0       	breq	.+6      	; 0x24e2 <__stack+0x2e3>
    24dc:	9c 85       	ldd	r25, Y+12	; 0x0c
    24de:	9f 7e       	andi	r25, 0xEF	; 239
    24e0:	9c 87       	std	Y+12, r25	; 0x0c
    24e2:	b7 01       	movw	r22, r14
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	42 d3       	rcall	.+1668   	; 0x2b6c <fputc>
    24e8:	11 11       	cpse	r17, r1
    24ea:	05 c0       	rjmp	.+10     	; 0x24f6 <__stack+0x2f7>
    24ec:	94 fc       	sbrc	r9, 4
    24ee:	16 c0       	rjmp	.+44     	; 0x251c <__stack+0x31d>
    24f0:	85 e6       	ldi	r24, 0x65	; 101
    24f2:	90 e0       	ldi	r25, 0x00	; 0
    24f4:	15 c0       	rjmp	.+42     	; 0x2520 <__stack+0x321>
    24f6:	b7 01       	movw	r22, r14
    24f8:	8e e2       	ldi	r24, 0x2E	; 46
    24fa:	90 e0       	ldi	r25, 0x00	; 0
    24fc:	37 d3       	rcall	.+1646   	; 0x2b6c <fputc>
    24fe:	1e 5f       	subi	r17, 0xFE	; 254
    2500:	82 e0       	ldi	r24, 0x02	; 2
    2502:	01 e0       	ldi	r16, 0x01	; 1
    2504:	08 0f       	add	r16, r24
    2506:	f3 01       	movw	r30, r6
    2508:	e8 0f       	add	r30, r24
    250a:	f1 1d       	adc	r31, r1
    250c:	80 81       	ld	r24, Z
    250e:	b7 01       	movw	r22, r14
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	2c d3       	rcall	.+1624   	; 0x2b6c <fputc>
    2514:	80 2f       	mov	r24, r16
    2516:	01 13       	cpse	r16, r17
    2518:	f4 cf       	rjmp	.-24     	; 0x2502 <__stack+0x303>
    251a:	e8 cf       	rjmp	.-48     	; 0x24ec <__stack+0x2ed>
    251c:	85 e4       	ldi	r24, 0x45	; 69
    251e:	90 e0       	ldi	r25, 0x00	; 0
    2520:	b7 01       	movw	r22, r14
    2522:	24 d3       	rcall	.+1608   	; 0x2b6c <fputc>
    2524:	d7 fc       	sbrc	r13, 7
    2526:	06 c0       	rjmp	.+12     	; 0x2534 <__stack+0x335>
    2528:	c1 14       	cp	r12, r1
    252a:	d1 04       	cpc	r13, r1
    252c:	41 f4       	brne	.+16     	; 0x253e <__stack+0x33f>
    252e:	ec 85       	ldd	r30, Y+12	; 0x0c
    2530:	e4 ff       	sbrs	r30, 4
    2532:	05 c0       	rjmp	.+10     	; 0x253e <__stack+0x33f>
    2534:	d1 94       	neg	r13
    2536:	c1 94       	neg	r12
    2538:	d1 08       	sbc	r13, r1
    253a:	8d e2       	ldi	r24, 0x2D	; 45
    253c:	01 c0       	rjmp	.+2      	; 0x2540 <__stack+0x341>
    253e:	8b e2       	ldi	r24, 0x2B	; 43
    2540:	b7 01       	movw	r22, r14
    2542:	90 e0       	ldi	r25, 0x00	; 0
    2544:	13 d3       	rcall	.+1574   	; 0x2b6c <fputc>
    2546:	80 e3       	ldi	r24, 0x30	; 48
    2548:	2a e0       	ldi	r18, 0x0A	; 10
    254a:	c2 16       	cp	r12, r18
    254c:	d1 04       	cpc	r13, r1
    254e:	2c f0       	brlt	.+10     	; 0x255a <__stack+0x35b>
    2550:	8f 5f       	subi	r24, 0xFF	; 255
    2552:	fa e0       	ldi	r31, 0x0A	; 10
    2554:	cf 1a       	sub	r12, r31
    2556:	d1 08       	sbc	r13, r1
    2558:	f7 cf       	rjmp	.-18     	; 0x2548 <__stack+0x349>
    255a:	b7 01       	movw	r22, r14
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	06 d3       	rcall	.+1548   	; 0x2b6c <fputc>
    2560:	b7 01       	movw	r22, r14
    2562:	c6 01       	movw	r24, r12
    2564:	c0 96       	adiw	r24, 0x30	; 48
    2566:	02 d3       	rcall	.+1540   	; 0x2b6c <fputc>
    2568:	49 c1       	rjmp	.+658    	; 0x27fc <__stack+0x5fd>
    256a:	83 36       	cpi	r24, 0x63	; 99
    256c:	31 f0       	breq	.+12     	; 0x257a <__stack+0x37b>
    256e:	83 37       	cpi	r24, 0x73	; 115
    2570:	79 f0       	breq	.+30     	; 0x2590 <__stack+0x391>
    2572:	83 35       	cpi	r24, 0x53	; 83
    2574:	09 f0       	breq	.+2      	; 0x2578 <__stack+0x379>
    2576:	52 c0       	rjmp	.+164    	; 0x261c <__stack+0x41d>
    2578:	1f c0       	rjmp	.+62     	; 0x25b8 <__stack+0x3b9>
    257a:	56 01       	movw	r10, r12
    257c:	32 e0       	ldi	r19, 0x02	; 2
    257e:	a3 0e       	add	r10, r19
    2580:	b1 1c       	adc	r11, r1
    2582:	f6 01       	movw	r30, r12
    2584:	80 81       	ld	r24, Z
    2586:	89 83       	std	Y+1, r24	; 0x01
    2588:	01 e0       	ldi	r16, 0x01	; 1
    258a:	10 e0       	ldi	r17, 0x00	; 0
    258c:	63 01       	movw	r12, r6
    258e:	11 c0       	rjmp	.+34     	; 0x25b2 <__stack+0x3b3>
    2590:	56 01       	movw	r10, r12
    2592:	f2 e0       	ldi	r31, 0x02	; 2
    2594:	af 0e       	add	r10, r31
    2596:	b1 1c       	adc	r11, r1
    2598:	f6 01       	movw	r30, r12
    259a:	c0 80       	ld	r12, Z
    259c:	d1 80       	ldd	r13, Z+1	; 0x01
    259e:	96 fe       	sbrs	r9, 6
    25a0:	03 c0       	rjmp	.+6      	; 0x25a8 <__stack+0x3a9>
    25a2:	61 2f       	mov	r22, r17
    25a4:	70 e0       	ldi	r23, 0x00	; 0
    25a6:	02 c0       	rjmp	.+4      	; 0x25ac <__stack+0x3ad>
    25a8:	6f ef       	ldi	r22, 0xFF	; 255
    25aa:	7f ef       	ldi	r23, 0xFF	; 255
    25ac:	c6 01       	movw	r24, r12
    25ae:	cb d2       	rcall	.+1430   	; 0x2b46 <strnlen>
    25b0:	8c 01       	movw	r16, r24
    25b2:	f9 2d       	mov	r31, r9
    25b4:	ff 77       	andi	r31, 0x7F	; 127
    25b6:	13 c0       	rjmp	.+38     	; 0x25de <__stack+0x3df>
    25b8:	56 01       	movw	r10, r12
    25ba:	22 e0       	ldi	r18, 0x02	; 2
    25bc:	a2 0e       	add	r10, r18
    25be:	b1 1c       	adc	r11, r1
    25c0:	f6 01       	movw	r30, r12
    25c2:	c0 80       	ld	r12, Z
    25c4:	d1 80       	ldd	r13, Z+1	; 0x01
    25c6:	96 fe       	sbrs	r9, 6
    25c8:	03 c0       	rjmp	.+6      	; 0x25d0 <__stack+0x3d1>
    25ca:	61 2f       	mov	r22, r17
    25cc:	70 e0       	ldi	r23, 0x00	; 0
    25ce:	02 c0       	rjmp	.+4      	; 0x25d4 <__stack+0x3d5>
    25d0:	6f ef       	ldi	r22, 0xFF	; 255
    25d2:	7f ef       	ldi	r23, 0xFF	; 255
    25d4:	c6 01       	movw	r24, r12
    25d6:	a3 d2       	rcall	.+1350   	; 0x2b1e <strnlen_P>
    25d8:	8c 01       	movw	r16, r24
    25da:	f9 2d       	mov	r31, r9
    25dc:	f0 68       	ori	r31, 0x80	; 128
    25de:	9f 2e       	mov	r9, r31
    25e0:	f3 fd       	sbrc	r31, 3
    25e2:	18 c0       	rjmp	.+48     	; 0x2614 <__stack+0x415>
    25e4:	85 2d       	mov	r24, r5
    25e6:	90 e0       	ldi	r25, 0x00	; 0
    25e8:	08 17       	cp	r16, r24
    25ea:	19 07       	cpc	r17, r25
    25ec:	98 f4       	brcc	.+38     	; 0x2614 <__stack+0x415>
    25ee:	b7 01       	movw	r22, r14
    25f0:	80 e2       	ldi	r24, 0x20	; 32
    25f2:	90 e0       	ldi	r25, 0x00	; 0
    25f4:	bb d2       	rcall	.+1398   	; 0x2b6c <fputc>
    25f6:	5a 94       	dec	r5
    25f8:	f5 cf       	rjmp	.-22     	; 0x25e4 <__stack+0x3e5>
    25fa:	f6 01       	movw	r30, r12
    25fc:	97 fc       	sbrc	r9, 7
    25fe:	85 91       	lpm	r24, Z+
    2600:	97 fe       	sbrs	r9, 7
    2602:	81 91       	ld	r24, Z+
    2604:	6f 01       	movw	r12, r30
    2606:	b7 01       	movw	r22, r14
    2608:	90 e0       	ldi	r25, 0x00	; 0
    260a:	b0 d2       	rcall	.+1376   	; 0x2b6c <fputc>
    260c:	51 10       	cpse	r5, r1
    260e:	5a 94       	dec	r5
    2610:	01 50       	subi	r16, 0x01	; 1
    2612:	11 09       	sbc	r17, r1
    2614:	01 15       	cp	r16, r1
    2616:	11 05       	cpc	r17, r1
    2618:	81 f7       	brne	.-32     	; 0x25fa <__stack+0x3fb>
    261a:	f0 c0       	rjmp	.+480    	; 0x27fc <__stack+0x5fd>
    261c:	84 36       	cpi	r24, 0x64	; 100
    261e:	11 f0       	breq	.+4      	; 0x2624 <__stack+0x425>
    2620:	89 36       	cpi	r24, 0x69	; 105
    2622:	59 f5       	brne	.+86     	; 0x267a <__stack+0x47b>
    2624:	56 01       	movw	r10, r12
    2626:	97 fe       	sbrs	r9, 7
    2628:	09 c0       	rjmp	.+18     	; 0x263c <__stack+0x43d>
    262a:	24 e0       	ldi	r18, 0x04	; 4
    262c:	a2 0e       	add	r10, r18
    262e:	b1 1c       	adc	r11, r1
    2630:	f6 01       	movw	r30, r12
    2632:	60 81       	ld	r22, Z
    2634:	71 81       	ldd	r23, Z+1	; 0x01
    2636:	82 81       	ldd	r24, Z+2	; 0x02
    2638:	93 81       	ldd	r25, Z+3	; 0x03
    263a:	0a c0       	rjmp	.+20     	; 0x2650 <__stack+0x451>
    263c:	f2 e0       	ldi	r31, 0x02	; 2
    263e:	af 0e       	add	r10, r31
    2640:	b1 1c       	adc	r11, r1
    2642:	f6 01       	movw	r30, r12
    2644:	60 81       	ld	r22, Z
    2646:	71 81       	ldd	r23, Z+1	; 0x01
    2648:	07 2e       	mov	r0, r23
    264a:	00 0c       	add	r0, r0
    264c:	88 0b       	sbc	r24, r24
    264e:	99 0b       	sbc	r25, r25
    2650:	f9 2d       	mov	r31, r9
    2652:	ff 76       	andi	r31, 0x6F	; 111
    2654:	9f 2e       	mov	r9, r31
    2656:	97 ff       	sbrs	r25, 7
    2658:	09 c0       	rjmp	.+18     	; 0x266c <__stack+0x46d>
    265a:	90 95       	com	r25
    265c:	80 95       	com	r24
    265e:	70 95       	com	r23
    2660:	61 95       	neg	r22
    2662:	7f 4f       	sbci	r23, 0xFF	; 255
    2664:	8f 4f       	sbci	r24, 0xFF	; 255
    2666:	9f 4f       	sbci	r25, 0xFF	; 255
    2668:	f0 68       	ori	r31, 0x80	; 128
    266a:	9f 2e       	mov	r9, r31
    266c:	2a e0       	ldi	r18, 0x0A	; 10
    266e:	30 e0       	ldi	r19, 0x00	; 0
    2670:	a3 01       	movw	r20, r6
    2672:	27 d3       	rcall	.+1614   	; 0x2cc2 <__ultoa_invert>
    2674:	c8 2e       	mov	r12, r24
    2676:	c6 18       	sub	r12, r6
    2678:	3e c0       	rjmp	.+124    	; 0x26f6 <__stack+0x4f7>
    267a:	09 2d       	mov	r16, r9
    267c:	85 37       	cpi	r24, 0x75	; 117
    267e:	21 f4       	brne	.+8      	; 0x2688 <__stack+0x489>
    2680:	0f 7e       	andi	r16, 0xEF	; 239
    2682:	2a e0       	ldi	r18, 0x0A	; 10
    2684:	30 e0       	ldi	r19, 0x00	; 0
    2686:	1d c0       	rjmp	.+58     	; 0x26c2 <__stack+0x4c3>
    2688:	09 7f       	andi	r16, 0xF9	; 249
    268a:	8f 36       	cpi	r24, 0x6F	; 111
    268c:	91 f0       	breq	.+36     	; 0x26b2 <__stack+0x4b3>
    268e:	18 f4       	brcc	.+6      	; 0x2696 <__stack+0x497>
    2690:	88 35       	cpi	r24, 0x58	; 88
    2692:	59 f0       	breq	.+22     	; 0x26aa <__stack+0x4ab>
    2694:	bc c0       	rjmp	.+376    	; 0x280e <__stack+0x60f>
    2696:	80 37       	cpi	r24, 0x70	; 112
    2698:	19 f0       	breq	.+6      	; 0x26a0 <__stack+0x4a1>
    269a:	88 37       	cpi	r24, 0x78	; 120
    269c:	11 f0       	breq	.+4      	; 0x26a2 <__stack+0x4a3>
    269e:	b7 c0       	rjmp	.+366    	; 0x280e <__stack+0x60f>
    26a0:	00 61       	ori	r16, 0x10	; 16
    26a2:	04 ff       	sbrs	r16, 4
    26a4:	09 c0       	rjmp	.+18     	; 0x26b8 <__stack+0x4b9>
    26a6:	04 60       	ori	r16, 0x04	; 4
    26a8:	07 c0       	rjmp	.+14     	; 0x26b8 <__stack+0x4b9>
    26aa:	94 fe       	sbrs	r9, 4
    26ac:	08 c0       	rjmp	.+16     	; 0x26be <__stack+0x4bf>
    26ae:	06 60       	ori	r16, 0x06	; 6
    26b0:	06 c0       	rjmp	.+12     	; 0x26be <__stack+0x4bf>
    26b2:	28 e0       	ldi	r18, 0x08	; 8
    26b4:	30 e0       	ldi	r19, 0x00	; 0
    26b6:	05 c0       	rjmp	.+10     	; 0x26c2 <__stack+0x4c3>
    26b8:	20 e1       	ldi	r18, 0x10	; 16
    26ba:	30 e0       	ldi	r19, 0x00	; 0
    26bc:	02 c0       	rjmp	.+4      	; 0x26c2 <__stack+0x4c3>
    26be:	20 e1       	ldi	r18, 0x10	; 16
    26c0:	32 e0       	ldi	r19, 0x02	; 2
    26c2:	56 01       	movw	r10, r12
    26c4:	07 ff       	sbrs	r16, 7
    26c6:	09 c0       	rjmp	.+18     	; 0x26da <__stack+0x4db>
    26c8:	84 e0       	ldi	r24, 0x04	; 4
    26ca:	a8 0e       	add	r10, r24
    26cc:	b1 1c       	adc	r11, r1
    26ce:	f6 01       	movw	r30, r12
    26d0:	60 81       	ld	r22, Z
    26d2:	71 81       	ldd	r23, Z+1	; 0x01
    26d4:	82 81       	ldd	r24, Z+2	; 0x02
    26d6:	93 81       	ldd	r25, Z+3	; 0x03
    26d8:	08 c0       	rjmp	.+16     	; 0x26ea <__stack+0x4eb>
    26da:	f2 e0       	ldi	r31, 0x02	; 2
    26dc:	af 0e       	add	r10, r31
    26de:	b1 1c       	adc	r11, r1
    26e0:	f6 01       	movw	r30, r12
    26e2:	60 81       	ld	r22, Z
    26e4:	71 81       	ldd	r23, Z+1	; 0x01
    26e6:	80 e0       	ldi	r24, 0x00	; 0
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	a3 01       	movw	r20, r6
    26ec:	ea d2       	rcall	.+1492   	; 0x2cc2 <__ultoa_invert>
    26ee:	c8 2e       	mov	r12, r24
    26f0:	c6 18       	sub	r12, r6
    26f2:	0f 77       	andi	r16, 0x7F	; 127
    26f4:	90 2e       	mov	r9, r16
    26f6:	96 fe       	sbrs	r9, 6
    26f8:	0b c0       	rjmp	.+22     	; 0x2710 <__stack+0x511>
    26fa:	09 2d       	mov	r16, r9
    26fc:	0e 7f       	andi	r16, 0xFE	; 254
    26fe:	c1 16       	cp	r12, r17
    2700:	50 f4       	brcc	.+20     	; 0x2716 <__stack+0x517>
    2702:	94 fe       	sbrs	r9, 4
    2704:	0a c0       	rjmp	.+20     	; 0x271a <__stack+0x51b>
    2706:	92 fc       	sbrc	r9, 2
    2708:	08 c0       	rjmp	.+16     	; 0x271a <__stack+0x51b>
    270a:	09 2d       	mov	r16, r9
    270c:	0e 7e       	andi	r16, 0xEE	; 238
    270e:	05 c0       	rjmp	.+10     	; 0x271a <__stack+0x51b>
    2710:	dc 2c       	mov	r13, r12
    2712:	09 2d       	mov	r16, r9
    2714:	03 c0       	rjmp	.+6      	; 0x271c <__stack+0x51d>
    2716:	dc 2c       	mov	r13, r12
    2718:	01 c0       	rjmp	.+2      	; 0x271c <__stack+0x51d>
    271a:	d1 2e       	mov	r13, r17
    271c:	04 ff       	sbrs	r16, 4
    271e:	0d c0       	rjmp	.+26     	; 0x273a <__stack+0x53b>
    2720:	fe 01       	movw	r30, r28
    2722:	ec 0d       	add	r30, r12
    2724:	f1 1d       	adc	r31, r1
    2726:	80 81       	ld	r24, Z
    2728:	80 33       	cpi	r24, 0x30	; 48
    272a:	11 f4       	brne	.+4      	; 0x2730 <__stack+0x531>
    272c:	09 7e       	andi	r16, 0xE9	; 233
    272e:	09 c0       	rjmp	.+18     	; 0x2742 <__stack+0x543>
    2730:	02 ff       	sbrs	r16, 2
    2732:	06 c0       	rjmp	.+12     	; 0x2740 <__stack+0x541>
    2734:	d3 94       	inc	r13
    2736:	d3 94       	inc	r13
    2738:	04 c0       	rjmp	.+8      	; 0x2742 <__stack+0x543>
    273a:	80 2f       	mov	r24, r16
    273c:	86 78       	andi	r24, 0x86	; 134
    273e:	09 f0       	breq	.+2      	; 0x2742 <__stack+0x543>
    2740:	d3 94       	inc	r13
    2742:	03 fd       	sbrc	r16, 3
    2744:	10 c0       	rjmp	.+32     	; 0x2766 <__stack+0x567>
    2746:	00 ff       	sbrs	r16, 0
    2748:	06 c0       	rjmp	.+12     	; 0x2756 <__stack+0x557>
    274a:	1c 2d       	mov	r17, r12
    274c:	d5 14       	cp	r13, r5
    274e:	78 f4       	brcc	.+30     	; 0x276e <__stack+0x56f>
    2750:	15 0d       	add	r17, r5
    2752:	1d 19       	sub	r17, r13
    2754:	0c c0       	rjmp	.+24     	; 0x276e <__stack+0x56f>
    2756:	d5 14       	cp	r13, r5
    2758:	50 f4       	brcc	.+20     	; 0x276e <__stack+0x56f>
    275a:	b7 01       	movw	r22, r14
    275c:	80 e2       	ldi	r24, 0x20	; 32
    275e:	90 e0       	ldi	r25, 0x00	; 0
    2760:	05 d2       	rcall	.+1034   	; 0x2b6c <fputc>
    2762:	d3 94       	inc	r13
    2764:	f8 cf       	rjmp	.-16     	; 0x2756 <__stack+0x557>
    2766:	d5 14       	cp	r13, r5
    2768:	10 f4       	brcc	.+4      	; 0x276e <__stack+0x56f>
    276a:	5d 18       	sub	r5, r13
    276c:	01 c0       	rjmp	.+2      	; 0x2770 <__stack+0x571>
    276e:	51 2c       	mov	r5, r1
    2770:	04 ff       	sbrs	r16, 4
    2772:	0f c0       	rjmp	.+30     	; 0x2792 <__stack+0x593>
    2774:	b7 01       	movw	r22, r14
    2776:	80 e3       	ldi	r24, 0x30	; 48
    2778:	90 e0       	ldi	r25, 0x00	; 0
    277a:	f8 d1       	rcall	.+1008   	; 0x2b6c <fputc>
    277c:	02 ff       	sbrs	r16, 2
    277e:	16 c0       	rjmp	.+44     	; 0x27ac <__stack+0x5ad>
    2780:	01 fd       	sbrc	r16, 1
    2782:	03 c0       	rjmp	.+6      	; 0x278a <__stack+0x58b>
    2784:	88 e7       	ldi	r24, 0x78	; 120
    2786:	90 e0       	ldi	r25, 0x00	; 0
    2788:	02 c0       	rjmp	.+4      	; 0x278e <__stack+0x58f>
    278a:	88 e5       	ldi	r24, 0x58	; 88
    278c:	90 e0       	ldi	r25, 0x00	; 0
    278e:	b7 01       	movw	r22, r14
    2790:	0c c0       	rjmp	.+24     	; 0x27aa <__stack+0x5ab>
    2792:	80 2f       	mov	r24, r16
    2794:	86 78       	andi	r24, 0x86	; 134
    2796:	51 f0       	breq	.+20     	; 0x27ac <__stack+0x5ad>
    2798:	01 ff       	sbrs	r16, 1
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <__stack+0x5a1>
    279c:	8b e2       	ldi	r24, 0x2B	; 43
    279e:	01 c0       	rjmp	.+2      	; 0x27a2 <__stack+0x5a3>
    27a0:	80 e2       	ldi	r24, 0x20	; 32
    27a2:	07 fd       	sbrc	r16, 7
    27a4:	8d e2       	ldi	r24, 0x2D	; 45
    27a6:	b7 01       	movw	r22, r14
    27a8:	90 e0       	ldi	r25, 0x00	; 0
    27aa:	e0 d1       	rcall	.+960    	; 0x2b6c <fputc>
    27ac:	c1 16       	cp	r12, r17
    27ae:	30 f4       	brcc	.+12     	; 0x27bc <__stack+0x5bd>
    27b0:	b7 01       	movw	r22, r14
    27b2:	80 e3       	ldi	r24, 0x30	; 48
    27b4:	90 e0       	ldi	r25, 0x00	; 0
    27b6:	da d1       	rcall	.+948    	; 0x2b6c <fputc>
    27b8:	11 50       	subi	r17, 0x01	; 1
    27ba:	f8 cf       	rjmp	.-16     	; 0x27ac <__stack+0x5ad>
    27bc:	ca 94       	dec	r12
    27be:	f3 01       	movw	r30, r6
    27c0:	ec 0d       	add	r30, r12
    27c2:	f1 1d       	adc	r31, r1
    27c4:	80 81       	ld	r24, Z
    27c6:	b7 01       	movw	r22, r14
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	d0 d1       	rcall	.+928    	; 0x2b6c <fputc>
    27cc:	c1 10       	cpse	r12, r1
    27ce:	f6 cf       	rjmp	.-20     	; 0x27bc <__stack+0x5bd>
    27d0:	15 c0       	rjmp	.+42     	; 0x27fc <__stack+0x5fd>
    27d2:	f4 e0       	ldi	r31, 0x04	; 4
    27d4:	f5 15       	cp	r31, r5
    27d6:	50 f5       	brcc	.+84     	; 0x282c <__stack+0x62d>
    27d8:	84 e0       	ldi	r24, 0x04	; 4
    27da:	58 1a       	sub	r5, r24
    27dc:	93 fe       	sbrs	r9, 3
    27de:	1e c0       	rjmp	.+60     	; 0x281c <__stack+0x61d>
    27e0:	01 11       	cpse	r16, r1
    27e2:	25 c0       	rjmp	.+74     	; 0x282e <__stack+0x62f>
    27e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    27e6:	23 ff       	sbrs	r18, 3
    27e8:	27 c0       	rjmp	.+78     	; 0x2838 <__stack+0x639>
    27ea:	04 ee       	ldi	r16, 0xE4	; 228
    27ec:	10 e0       	ldi	r17, 0x00	; 0
    27ee:	39 2d       	mov	r19, r9
    27f0:	30 71       	andi	r19, 0x10	; 16
    27f2:	93 2e       	mov	r9, r19
    27f4:	f8 01       	movw	r30, r16
    27f6:	84 91       	lpm	r24, Z
    27f8:	81 11       	cpse	r24, r1
    27fa:	21 c0       	rjmp	.+66     	; 0x283e <__stack+0x63f>
    27fc:	55 20       	and	r5, r5
    27fe:	09 f4       	brne	.+2      	; 0x2802 <__stack+0x603>
    2800:	fc cc       	rjmp	.-1544   	; 0x21fa <vfprintf+0x7e>
    2802:	b7 01       	movw	r22, r14
    2804:	80 e2       	ldi	r24, 0x20	; 32
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	b1 d1       	rcall	.+866    	; 0x2b6c <fputc>
    280a:	5a 94       	dec	r5
    280c:	f7 cf       	rjmp	.-18     	; 0x27fc <__stack+0x5fd>
    280e:	f7 01       	movw	r30, r14
    2810:	86 81       	ldd	r24, Z+6	; 0x06
    2812:	97 81       	ldd	r25, Z+7	; 0x07
    2814:	23 c0       	rjmp	.+70     	; 0x285c <__stack+0x65d>
    2816:	8f ef       	ldi	r24, 0xFF	; 255
    2818:	9f ef       	ldi	r25, 0xFF	; 255
    281a:	20 c0       	rjmp	.+64     	; 0x285c <__stack+0x65d>
    281c:	b7 01       	movw	r22, r14
    281e:	80 e2       	ldi	r24, 0x20	; 32
    2820:	90 e0       	ldi	r25, 0x00	; 0
    2822:	a4 d1       	rcall	.+840    	; 0x2b6c <fputc>
    2824:	5a 94       	dec	r5
    2826:	51 10       	cpse	r5, r1
    2828:	f9 cf       	rjmp	.-14     	; 0x281c <__stack+0x61d>
    282a:	da cf       	rjmp	.-76     	; 0x27e0 <__stack+0x5e1>
    282c:	51 2c       	mov	r5, r1
    282e:	b7 01       	movw	r22, r14
    2830:	80 2f       	mov	r24, r16
    2832:	90 e0       	ldi	r25, 0x00	; 0
    2834:	9b d1       	rcall	.+822    	; 0x2b6c <fputc>
    2836:	d6 cf       	rjmp	.-84     	; 0x27e4 <__stack+0x5e5>
    2838:	08 ee       	ldi	r16, 0xE8	; 232
    283a:	10 e0       	ldi	r17, 0x00	; 0
    283c:	d8 cf       	rjmp	.-80     	; 0x27ee <__stack+0x5ef>
    283e:	91 10       	cpse	r9, r1
    2840:	80 52       	subi	r24, 0x20	; 32
    2842:	b7 01       	movw	r22, r14
    2844:	90 e0       	ldi	r25, 0x00	; 0
    2846:	92 d1       	rcall	.+804    	; 0x2b6c <fputc>
    2848:	0f 5f       	subi	r16, 0xFF	; 255
    284a:	1f 4f       	sbci	r17, 0xFF	; 255
    284c:	d3 cf       	rjmp	.-90     	; 0x27f4 <__stack+0x5f5>
    284e:	23 e0       	ldi	r18, 0x03	; 3
    2850:	25 15       	cp	r18, r5
    2852:	10 f4       	brcc	.+4      	; 0x2858 <__stack+0x659>
    2854:	83 e0       	ldi	r24, 0x03	; 3
    2856:	c1 cf       	rjmp	.-126    	; 0x27da <__stack+0x5db>
    2858:	51 2c       	mov	r5, r1
    285a:	c4 cf       	rjmp	.-120    	; 0x27e4 <__stack+0x5e5>
    285c:	60 96       	adiw	r28, 0x10	; 16
    285e:	0f b6       	in	r0, 0x3f	; 63
    2860:	f8 94       	cli
    2862:	de bf       	out	0x3e, r29	; 62
    2864:	0f be       	out	0x3f, r0	; 63
    2866:	cd bf       	out	0x3d, r28	; 61
    2868:	df 91       	pop	r29
    286a:	cf 91       	pop	r28
    286c:	1f 91       	pop	r17
    286e:	0f 91       	pop	r16
    2870:	ff 90       	pop	r15
    2872:	ef 90       	pop	r14
    2874:	df 90       	pop	r13
    2876:	cf 90       	pop	r12
    2878:	bf 90       	pop	r11
    287a:	af 90       	pop	r10
    287c:	9f 90       	pop	r9
    287e:	8f 90       	pop	r8
    2880:	7f 90       	pop	r7
    2882:	6f 90       	pop	r6
    2884:	5f 90       	pop	r5
    2886:	4f 90       	pop	r4
    2888:	3f 90       	pop	r3
    288a:	2f 90       	pop	r2
    288c:	08 95       	ret

0000288e <__divmodsi4>:
    288e:	05 2e       	mov	r0, r21
    2890:	97 fb       	bst	r25, 7
    2892:	16 f4       	brtc	.+4      	; 0x2898 <__divmodsi4+0xa>
    2894:	00 94       	com	r0
    2896:	0f d0       	rcall	.+30     	; 0x28b6 <__negsi2>
    2898:	57 fd       	sbrc	r21, 7
    289a:	05 d0       	rcall	.+10     	; 0x28a6 <__divmodsi4_neg2>
    289c:	29 d0       	rcall	.+82     	; 0x28f0 <__udivmodsi4>
    289e:	07 fc       	sbrc	r0, 7
    28a0:	02 d0       	rcall	.+4      	; 0x28a6 <__divmodsi4_neg2>
    28a2:	46 f4       	brtc	.+16     	; 0x28b4 <__divmodsi4_exit>
    28a4:	08 c0       	rjmp	.+16     	; 0x28b6 <__negsi2>

000028a6 <__divmodsi4_neg2>:
    28a6:	50 95       	com	r21
    28a8:	40 95       	com	r20
    28aa:	30 95       	com	r19
    28ac:	21 95       	neg	r18
    28ae:	3f 4f       	sbci	r19, 0xFF	; 255
    28b0:	4f 4f       	sbci	r20, 0xFF	; 255
    28b2:	5f 4f       	sbci	r21, 0xFF	; 255

000028b4 <__divmodsi4_exit>:
    28b4:	08 95       	ret

000028b6 <__negsi2>:
    28b6:	90 95       	com	r25
    28b8:	80 95       	com	r24
    28ba:	70 95       	com	r23
    28bc:	61 95       	neg	r22
    28be:	7f 4f       	sbci	r23, 0xFF	; 255
    28c0:	8f 4f       	sbci	r24, 0xFF	; 255
    28c2:	9f 4f       	sbci	r25, 0xFF	; 255
    28c4:	08 95       	ret

000028c6 <__umulhisi3>:
    28c6:	a2 9f       	mul	r26, r18
    28c8:	b0 01       	movw	r22, r0
    28ca:	b3 9f       	mul	r27, r19
    28cc:	c0 01       	movw	r24, r0
    28ce:	a3 9f       	mul	r26, r19
    28d0:	70 0d       	add	r23, r0
    28d2:	81 1d       	adc	r24, r1
    28d4:	11 24       	eor	r1, r1
    28d6:	91 1d       	adc	r25, r1
    28d8:	b2 9f       	mul	r27, r18
    28da:	70 0d       	add	r23, r0
    28dc:	81 1d       	adc	r24, r1
    28de:	11 24       	eor	r1, r1
    28e0:	91 1d       	adc	r25, r1
    28e2:	08 95       	ret

000028e4 <__usmulhisi3>:
    28e4:	f0 df       	rcall	.-32     	; 0x28c6 <__umulhisi3>

000028e6 <__usmulhisi3_tail>:
    28e6:	b7 ff       	sbrs	r27, 7
    28e8:	08 95       	ret
    28ea:	82 1b       	sub	r24, r18
    28ec:	93 0b       	sbc	r25, r19
    28ee:	08 95       	ret

000028f0 <__udivmodsi4>:
    28f0:	a1 e2       	ldi	r26, 0x21	; 33
    28f2:	1a 2e       	mov	r1, r26
    28f4:	aa 1b       	sub	r26, r26
    28f6:	bb 1b       	sub	r27, r27
    28f8:	fd 01       	movw	r30, r26
    28fa:	0d c0       	rjmp	.+26     	; 0x2916 <__udivmodsi4_ep>

000028fc <__udivmodsi4_loop>:
    28fc:	aa 1f       	adc	r26, r26
    28fe:	bb 1f       	adc	r27, r27
    2900:	ee 1f       	adc	r30, r30
    2902:	ff 1f       	adc	r31, r31
    2904:	a2 17       	cp	r26, r18
    2906:	b3 07       	cpc	r27, r19
    2908:	e4 07       	cpc	r30, r20
    290a:	f5 07       	cpc	r31, r21
    290c:	20 f0       	brcs	.+8      	; 0x2916 <__udivmodsi4_ep>
    290e:	a2 1b       	sub	r26, r18
    2910:	b3 0b       	sbc	r27, r19
    2912:	e4 0b       	sbc	r30, r20
    2914:	f5 0b       	sbc	r31, r21

00002916 <__udivmodsi4_ep>:
    2916:	66 1f       	adc	r22, r22
    2918:	77 1f       	adc	r23, r23
    291a:	88 1f       	adc	r24, r24
    291c:	99 1f       	adc	r25, r25
    291e:	1a 94       	dec	r1
    2920:	69 f7       	brne	.-38     	; 0x28fc <__udivmodsi4_loop>
    2922:	60 95       	com	r22
    2924:	70 95       	com	r23
    2926:	80 95       	com	r24
    2928:	90 95       	com	r25
    292a:	9b 01       	movw	r18, r22
    292c:	ac 01       	movw	r20, r24
    292e:	bd 01       	movw	r22, r26
    2930:	cf 01       	movw	r24, r30
    2932:	08 95       	ret

00002934 <atoi>:
    2934:	fc 01       	movw	r30, r24
    2936:	88 27       	eor	r24, r24
    2938:	99 27       	eor	r25, r25
    293a:	e8 94       	clt
    293c:	21 91       	ld	r18, Z+
    293e:	20 32       	cpi	r18, 0x20	; 32
    2940:	e9 f3       	breq	.-6      	; 0x293c <atoi+0x8>
    2942:	29 30       	cpi	r18, 0x09	; 9
    2944:	10 f0       	brcs	.+4      	; 0x294a <atoi+0x16>
    2946:	2e 30       	cpi	r18, 0x0E	; 14
    2948:	c8 f3       	brcs	.-14     	; 0x293c <atoi+0x8>
    294a:	2b 32       	cpi	r18, 0x2B	; 43
    294c:	39 f0       	breq	.+14     	; 0x295c <atoi+0x28>
    294e:	2d 32       	cpi	r18, 0x2D	; 45
    2950:	31 f4       	brne	.+12     	; 0x295e <atoi+0x2a>
    2952:	68 94       	set
    2954:	03 c0       	rjmp	.+6      	; 0x295c <atoi+0x28>
    2956:	02 d1       	rcall	.+516    	; 0x2b5c <__mulhi_const_10>
    2958:	82 0f       	add	r24, r18
    295a:	91 1d       	adc	r25, r1
    295c:	21 91       	ld	r18, Z+
    295e:	20 53       	subi	r18, 0x30	; 48
    2960:	2a 30       	cpi	r18, 0x0A	; 10
    2962:	c8 f3       	brcs	.-14     	; 0x2956 <atoi+0x22>
    2964:	1e f4       	brtc	.+6      	; 0x296c <atoi+0x38>
    2966:	90 95       	com	r25
    2968:	81 95       	neg	r24
    296a:	9f 4f       	sbci	r25, 0xFF	; 255
    296c:	08 95       	ret

0000296e <__ftoa_engine>:
    296e:	28 30       	cpi	r18, 0x08	; 8
    2970:	08 f0       	brcs	.+2      	; 0x2974 <__ftoa_engine+0x6>
    2972:	27 e0       	ldi	r18, 0x07	; 7
    2974:	33 27       	eor	r19, r19
    2976:	da 01       	movw	r26, r20
    2978:	99 0f       	add	r25, r25
    297a:	31 1d       	adc	r19, r1
    297c:	87 fd       	sbrc	r24, 7
    297e:	91 60       	ori	r25, 0x01	; 1
    2980:	00 96       	adiw	r24, 0x00	; 0
    2982:	61 05       	cpc	r22, r1
    2984:	71 05       	cpc	r23, r1
    2986:	39 f4       	brne	.+14     	; 0x2996 <__ftoa_engine+0x28>
    2988:	32 60       	ori	r19, 0x02	; 2
    298a:	2e 5f       	subi	r18, 0xFE	; 254
    298c:	3d 93       	st	X+, r19
    298e:	30 e3       	ldi	r19, 0x30	; 48
    2990:	2a 95       	dec	r18
    2992:	e1 f7       	brne	.-8      	; 0x298c <__ftoa_engine+0x1e>
    2994:	08 95       	ret
    2996:	9f 3f       	cpi	r25, 0xFF	; 255
    2998:	30 f0       	brcs	.+12     	; 0x29a6 <__ftoa_engine+0x38>
    299a:	80 38       	cpi	r24, 0x80	; 128
    299c:	71 05       	cpc	r23, r1
    299e:	61 05       	cpc	r22, r1
    29a0:	09 f0       	breq	.+2      	; 0x29a4 <__ftoa_engine+0x36>
    29a2:	3c 5f       	subi	r19, 0xFC	; 252
    29a4:	3c 5f       	subi	r19, 0xFC	; 252
    29a6:	3d 93       	st	X+, r19
    29a8:	91 30       	cpi	r25, 0x01	; 1
    29aa:	08 f0       	brcs	.+2      	; 0x29ae <__ftoa_engine+0x40>
    29ac:	80 68       	ori	r24, 0x80	; 128
    29ae:	91 1d       	adc	r25, r1
    29b0:	df 93       	push	r29
    29b2:	cf 93       	push	r28
    29b4:	1f 93       	push	r17
    29b6:	0f 93       	push	r16
    29b8:	ff 92       	push	r15
    29ba:	ef 92       	push	r14
    29bc:	19 2f       	mov	r17, r25
    29be:	98 7f       	andi	r25, 0xF8	; 248
    29c0:	96 95       	lsr	r25
    29c2:	e9 2f       	mov	r30, r25
    29c4:	96 95       	lsr	r25
    29c6:	96 95       	lsr	r25
    29c8:	e9 0f       	add	r30, r25
    29ca:	ff 27       	eor	r31, r31
    29cc:	ea 5b       	subi	r30, 0xBA	; 186
    29ce:	fe 4f       	sbci	r31, 0xFE	; 254
    29d0:	99 27       	eor	r25, r25
    29d2:	33 27       	eor	r19, r19
    29d4:	ee 24       	eor	r14, r14
    29d6:	ff 24       	eor	r15, r15
    29d8:	a7 01       	movw	r20, r14
    29da:	e7 01       	movw	r28, r14
    29dc:	05 90       	lpm	r0, Z+
    29de:	08 94       	sec
    29e0:	07 94       	ror	r0
    29e2:	28 f4       	brcc	.+10     	; 0x29ee <__ftoa_engine+0x80>
    29e4:	36 0f       	add	r19, r22
    29e6:	e7 1e       	adc	r14, r23
    29e8:	f8 1e       	adc	r15, r24
    29ea:	49 1f       	adc	r20, r25
    29ec:	51 1d       	adc	r21, r1
    29ee:	66 0f       	add	r22, r22
    29f0:	77 1f       	adc	r23, r23
    29f2:	88 1f       	adc	r24, r24
    29f4:	99 1f       	adc	r25, r25
    29f6:	06 94       	lsr	r0
    29f8:	a1 f7       	brne	.-24     	; 0x29e2 <__ftoa_engine+0x74>
    29fa:	05 90       	lpm	r0, Z+
    29fc:	07 94       	ror	r0
    29fe:	28 f4       	brcc	.+10     	; 0x2a0a <__ftoa_engine+0x9c>
    2a00:	e7 0e       	add	r14, r23
    2a02:	f8 1e       	adc	r15, r24
    2a04:	49 1f       	adc	r20, r25
    2a06:	56 1f       	adc	r21, r22
    2a08:	c1 1d       	adc	r28, r1
    2a0a:	77 0f       	add	r23, r23
    2a0c:	88 1f       	adc	r24, r24
    2a0e:	99 1f       	adc	r25, r25
    2a10:	66 1f       	adc	r22, r22
    2a12:	06 94       	lsr	r0
    2a14:	a1 f7       	brne	.-24     	; 0x29fe <__ftoa_engine+0x90>
    2a16:	05 90       	lpm	r0, Z+
    2a18:	07 94       	ror	r0
    2a1a:	28 f4       	brcc	.+10     	; 0x2a26 <__ftoa_engine+0xb8>
    2a1c:	f8 0e       	add	r15, r24
    2a1e:	49 1f       	adc	r20, r25
    2a20:	56 1f       	adc	r21, r22
    2a22:	c7 1f       	adc	r28, r23
    2a24:	d1 1d       	adc	r29, r1
    2a26:	88 0f       	add	r24, r24
    2a28:	99 1f       	adc	r25, r25
    2a2a:	66 1f       	adc	r22, r22
    2a2c:	77 1f       	adc	r23, r23
    2a2e:	06 94       	lsr	r0
    2a30:	a1 f7       	brne	.-24     	; 0x2a1a <__ftoa_engine+0xac>
    2a32:	05 90       	lpm	r0, Z+
    2a34:	07 94       	ror	r0
    2a36:	20 f4       	brcc	.+8      	; 0x2a40 <__ftoa_engine+0xd2>
    2a38:	49 0f       	add	r20, r25
    2a3a:	56 1f       	adc	r21, r22
    2a3c:	c7 1f       	adc	r28, r23
    2a3e:	d8 1f       	adc	r29, r24
    2a40:	99 0f       	add	r25, r25
    2a42:	66 1f       	adc	r22, r22
    2a44:	77 1f       	adc	r23, r23
    2a46:	88 1f       	adc	r24, r24
    2a48:	06 94       	lsr	r0
    2a4a:	a9 f7       	brne	.-22     	; 0x2a36 <__ftoa_engine+0xc8>
    2a4c:	84 91       	lpm	r24, Z
    2a4e:	10 95       	com	r17
    2a50:	17 70       	andi	r17, 0x07	; 7
    2a52:	41 f0       	breq	.+16     	; 0x2a64 <__ftoa_engine+0xf6>
    2a54:	d6 95       	lsr	r29
    2a56:	c7 95       	ror	r28
    2a58:	57 95       	ror	r21
    2a5a:	47 95       	ror	r20
    2a5c:	f7 94       	ror	r15
    2a5e:	e7 94       	ror	r14
    2a60:	1a 95       	dec	r17
    2a62:	c1 f7       	brne	.-16     	; 0x2a54 <__ftoa_engine+0xe6>
    2a64:	ec ee       	ldi	r30, 0xEC	; 236
    2a66:	f0 e0       	ldi	r31, 0x00	; 0
    2a68:	68 94       	set
    2a6a:	15 90       	lpm	r1, Z+
    2a6c:	15 91       	lpm	r17, Z+
    2a6e:	35 91       	lpm	r19, Z+
    2a70:	65 91       	lpm	r22, Z+
    2a72:	95 91       	lpm	r25, Z+
    2a74:	05 90       	lpm	r0, Z+
    2a76:	7f e2       	ldi	r23, 0x2F	; 47
    2a78:	73 95       	inc	r23
    2a7a:	e1 18       	sub	r14, r1
    2a7c:	f1 0a       	sbc	r15, r17
    2a7e:	43 0b       	sbc	r20, r19
    2a80:	56 0b       	sbc	r21, r22
    2a82:	c9 0b       	sbc	r28, r25
    2a84:	d0 09       	sbc	r29, r0
    2a86:	c0 f7       	brcc	.-16     	; 0x2a78 <__ftoa_engine+0x10a>
    2a88:	e1 0c       	add	r14, r1
    2a8a:	f1 1e       	adc	r15, r17
    2a8c:	43 1f       	adc	r20, r19
    2a8e:	56 1f       	adc	r21, r22
    2a90:	c9 1f       	adc	r28, r25
    2a92:	d0 1d       	adc	r29, r0
    2a94:	7e f4       	brtc	.+30     	; 0x2ab4 <__ftoa_engine+0x146>
    2a96:	70 33       	cpi	r23, 0x30	; 48
    2a98:	11 f4       	brne	.+4      	; 0x2a9e <__ftoa_engine+0x130>
    2a9a:	8a 95       	dec	r24
    2a9c:	e6 cf       	rjmp	.-52     	; 0x2a6a <__ftoa_engine+0xfc>
    2a9e:	e8 94       	clt
    2aa0:	01 50       	subi	r16, 0x01	; 1
    2aa2:	30 f0       	brcs	.+12     	; 0x2ab0 <__ftoa_engine+0x142>
    2aa4:	08 0f       	add	r16, r24
    2aa6:	0a f4       	brpl	.+2      	; 0x2aaa <__ftoa_engine+0x13c>
    2aa8:	00 27       	eor	r16, r16
    2aaa:	02 17       	cp	r16, r18
    2aac:	08 f4       	brcc	.+2      	; 0x2ab0 <__ftoa_engine+0x142>
    2aae:	20 2f       	mov	r18, r16
    2ab0:	23 95       	inc	r18
    2ab2:	02 2f       	mov	r16, r18
    2ab4:	7a 33       	cpi	r23, 0x3A	; 58
    2ab6:	28 f0       	brcs	.+10     	; 0x2ac2 <__ftoa_engine+0x154>
    2ab8:	79 e3       	ldi	r23, 0x39	; 57
    2aba:	7d 93       	st	X+, r23
    2abc:	2a 95       	dec	r18
    2abe:	e9 f7       	brne	.-6      	; 0x2aba <__ftoa_engine+0x14c>
    2ac0:	10 c0       	rjmp	.+32     	; 0x2ae2 <__ftoa_engine+0x174>
    2ac2:	7d 93       	st	X+, r23
    2ac4:	2a 95       	dec	r18
    2ac6:	89 f6       	brne	.-94     	; 0x2a6a <__ftoa_engine+0xfc>
    2ac8:	06 94       	lsr	r0
    2aca:	97 95       	ror	r25
    2acc:	67 95       	ror	r22
    2ace:	37 95       	ror	r19
    2ad0:	17 95       	ror	r17
    2ad2:	17 94       	ror	r1
    2ad4:	e1 18       	sub	r14, r1
    2ad6:	f1 0a       	sbc	r15, r17
    2ad8:	43 0b       	sbc	r20, r19
    2ada:	56 0b       	sbc	r21, r22
    2adc:	c9 0b       	sbc	r28, r25
    2ade:	d0 09       	sbc	r29, r0
    2ae0:	98 f0       	brcs	.+38     	; 0x2b08 <__ftoa_engine+0x19a>
    2ae2:	23 95       	inc	r18
    2ae4:	7e 91       	ld	r23, -X
    2ae6:	73 95       	inc	r23
    2ae8:	7a 33       	cpi	r23, 0x3A	; 58
    2aea:	08 f0       	brcs	.+2      	; 0x2aee <__ftoa_engine+0x180>
    2aec:	70 e3       	ldi	r23, 0x30	; 48
    2aee:	7c 93       	st	X, r23
    2af0:	20 13       	cpse	r18, r16
    2af2:	b8 f7       	brcc	.-18     	; 0x2ae2 <__ftoa_engine+0x174>
    2af4:	7e 91       	ld	r23, -X
    2af6:	70 61       	ori	r23, 0x10	; 16
    2af8:	7d 93       	st	X+, r23
    2afa:	30 f0       	brcs	.+12     	; 0x2b08 <__ftoa_engine+0x19a>
    2afc:	83 95       	inc	r24
    2afe:	71 e3       	ldi	r23, 0x31	; 49
    2b00:	7d 93       	st	X+, r23
    2b02:	70 e3       	ldi	r23, 0x30	; 48
    2b04:	2a 95       	dec	r18
    2b06:	e1 f7       	brne	.-8      	; 0x2b00 <__ftoa_engine+0x192>
    2b08:	11 24       	eor	r1, r1
    2b0a:	ef 90       	pop	r14
    2b0c:	ff 90       	pop	r15
    2b0e:	0f 91       	pop	r16
    2b10:	1f 91       	pop	r17
    2b12:	cf 91       	pop	r28
    2b14:	df 91       	pop	r29
    2b16:	99 27       	eor	r25, r25
    2b18:	87 fd       	sbrc	r24, 7
    2b1a:	90 95       	com	r25
    2b1c:	08 95       	ret

00002b1e <strnlen_P>:
    2b1e:	fc 01       	movw	r30, r24
    2b20:	05 90       	lpm	r0, Z+
    2b22:	61 50       	subi	r22, 0x01	; 1
    2b24:	70 40       	sbci	r23, 0x00	; 0
    2b26:	01 10       	cpse	r0, r1
    2b28:	d8 f7       	brcc	.-10     	; 0x2b20 <strnlen_P+0x2>
    2b2a:	80 95       	com	r24
    2b2c:	90 95       	com	r25
    2b2e:	8e 0f       	add	r24, r30
    2b30:	9f 1f       	adc	r25, r31
    2b32:	08 95       	ret

00002b34 <strcmp>:
    2b34:	fb 01       	movw	r30, r22
    2b36:	dc 01       	movw	r26, r24
    2b38:	8d 91       	ld	r24, X+
    2b3a:	01 90       	ld	r0, Z+
    2b3c:	80 19       	sub	r24, r0
    2b3e:	01 10       	cpse	r0, r1
    2b40:	d9 f3       	breq	.-10     	; 0x2b38 <strcmp+0x4>
    2b42:	99 0b       	sbc	r25, r25
    2b44:	08 95       	ret

00002b46 <strnlen>:
    2b46:	fc 01       	movw	r30, r24
    2b48:	61 50       	subi	r22, 0x01	; 1
    2b4a:	70 40       	sbci	r23, 0x00	; 0
    2b4c:	01 90       	ld	r0, Z+
    2b4e:	01 10       	cpse	r0, r1
    2b50:	d8 f7       	brcc	.-10     	; 0x2b48 <strnlen+0x2>
    2b52:	80 95       	com	r24
    2b54:	90 95       	com	r25
    2b56:	8e 0f       	add	r24, r30
    2b58:	9f 1f       	adc	r25, r31
    2b5a:	08 95       	ret

00002b5c <__mulhi_const_10>:
    2b5c:	7a e0       	ldi	r23, 0x0A	; 10
    2b5e:	97 9f       	mul	r25, r23
    2b60:	90 2d       	mov	r25, r0
    2b62:	87 9f       	mul	r24, r23
    2b64:	80 2d       	mov	r24, r0
    2b66:	91 0d       	add	r25, r1
    2b68:	11 24       	eor	r1, r1
    2b6a:	08 95       	ret

00002b6c <fputc>:
    2b6c:	0f 93       	push	r16
    2b6e:	1f 93       	push	r17
    2b70:	cf 93       	push	r28
    2b72:	df 93       	push	r29
    2b74:	fb 01       	movw	r30, r22
    2b76:	23 81       	ldd	r18, Z+3	; 0x03
    2b78:	21 fd       	sbrc	r18, 1
    2b7a:	03 c0       	rjmp	.+6      	; 0x2b82 <fputc+0x16>
    2b7c:	8f ef       	ldi	r24, 0xFF	; 255
    2b7e:	9f ef       	ldi	r25, 0xFF	; 255
    2b80:	2c c0       	rjmp	.+88     	; 0x2bda <fputc+0x6e>
    2b82:	22 ff       	sbrs	r18, 2
    2b84:	16 c0       	rjmp	.+44     	; 0x2bb2 <fputc+0x46>
    2b86:	46 81       	ldd	r20, Z+6	; 0x06
    2b88:	57 81       	ldd	r21, Z+7	; 0x07
    2b8a:	24 81       	ldd	r18, Z+4	; 0x04
    2b8c:	35 81       	ldd	r19, Z+5	; 0x05
    2b8e:	42 17       	cp	r20, r18
    2b90:	53 07       	cpc	r21, r19
    2b92:	44 f4       	brge	.+16     	; 0x2ba4 <fputc+0x38>
    2b94:	a0 81       	ld	r26, Z
    2b96:	b1 81       	ldd	r27, Z+1	; 0x01
    2b98:	9d 01       	movw	r18, r26
    2b9a:	2f 5f       	subi	r18, 0xFF	; 255
    2b9c:	3f 4f       	sbci	r19, 0xFF	; 255
    2b9e:	31 83       	std	Z+1, r19	; 0x01
    2ba0:	20 83       	st	Z, r18
    2ba2:	8c 93       	st	X, r24
    2ba4:	26 81       	ldd	r18, Z+6	; 0x06
    2ba6:	37 81       	ldd	r19, Z+7	; 0x07
    2ba8:	2f 5f       	subi	r18, 0xFF	; 255
    2baa:	3f 4f       	sbci	r19, 0xFF	; 255
    2bac:	37 83       	std	Z+7, r19	; 0x07
    2bae:	26 83       	std	Z+6, r18	; 0x06
    2bb0:	14 c0       	rjmp	.+40     	; 0x2bda <fputc+0x6e>
    2bb2:	8b 01       	movw	r16, r22
    2bb4:	ec 01       	movw	r28, r24
    2bb6:	fb 01       	movw	r30, r22
    2bb8:	00 84       	ldd	r0, Z+8	; 0x08
    2bba:	f1 85       	ldd	r31, Z+9	; 0x09
    2bbc:	e0 2d       	mov	r30, r0
    2bbe:	19 95       	eicall
    2bc0:	89 2b       	or	r24, r25
    2bc2:	e1 f6       	brne	.-72     	; 0x2b7c <fputc+0x10>
    2bc4:	d8 01       	movw	r26, r16
    2bc6:	16 96       	adiw	r26, 0x06	; 6
    2bc8:	8d 91       	ld	r24, X+
    2bca:	9c 91       	ld	r25, X
    2bcc:	17 97       	sbiw	r26, 0x07	; 7
    2bce:	01 96       	adiw	r24, 0x01	; 1
    2bd0:	17 96       	adiw	r26, 0x07	; 7
    2bd2:	9c 93       	st	X, r25
    2bd4:	8e 93       	st	-X, r24
    2bd6:	16 97       	sbiw	r26, 0x06	; 6
    2bd8:	ce 01       	movw	r24, r28
    2bda:	df 91       	pop	r29
    2bdc:	cf 91       	pop	r28
    2bde:	1f 91       	pop	r17
    2be0:	0f 91       	pop	r16
    2be2:	08 95       	ret

00002be4 <printf>:
    2be4:	cf 93       	push	r28
    2be6:	df 93       	push	r29
    2be8:	cd b7       	in	r28, 0x3d	; 61
    2bea:	de b7       	in	r29, 0x3e	; 62
    2bec:	ae 01       	movw	r20, r28
    2bee:	4a 5f       	subi	r20, 0xFA	; 250
    2bf0:	5f 4f       	sbci	r21, 0xFF	; 255
    2bf2:	fa 01       	movw	r30, r20
    2bf4:	61 91       	ld	r22, Z+
    2bf6:	71 91       	ld	r23, Z+
    2bf8:	af 01       	movw	r20, r30
    2bfa:	80 91 ce 08 	lds	r24, 0x08CE	; 0x8008ce <__iob+0x2>
    2bfe:	90 91 cf 08 	lds	r25, 0x08CF	; 0x8008cf <__iob+0x3>
    2c02:	bc da       	rcall	.-2696   	; 0x217c <vfprintf>
    2c04:	df 91       	pop	r29
    2c06:	cf 91       	pop	r28
    2c08:	08 95       	ret

00002c0a <printf_P>:
    2c0a:	0f 93       	push	r16
    2c0c:	1f 93       	push	r17
    2c0e:	cf 93       	push	r28
    2c10:	df 93       	push	r29
    2c12:	cd b7       	in	r28, 0x3d	; 61
    2c14:	de b7       	in	r29, 0x3e	; 62
    2c16:	ae 01       	movw	r20, r28
    2c18:	48 5f       	subi	r20, 0xF8	; 248
    2c1a:	5f 4f       	sbci	r21, 0xFF	; 255
    2c1c:	da 01       	movw	r26, r20
    2c1e:	6d 91       	ld	r22, X+
    2c20:	7d 91       	ld	r23, X+
    2c22:	ad 01       	movw	r20, r26
    2c24:	0c ec       	ldi	r16, 0xCC	; 204
    2c26:	18 e0       	ldi	r17, 0x08	; 8
    2c28:	f8 01       	movw	r30, r16
    2c2a:	82 81       	ldd	r24, Z+2	; 0x02
    2c2c:	93 81       	ldd	r25, Z+3	; 0x03
    2c2e:	dc 01       	movw	r26, r24
    2c30:	13 96       	adiw	r26, 0x03	; 3
    2c32:	2c 91       	ld	r18, X
    2c34:	13 97       	sbiw	r26, 0x03	; 3
    2c36:	28 60       	ori	r18, 0x08	; 8
    2c38:	13 96       	adiw	r26, 0x03	; 3
    2c3a:	2c 93       	st	X, r18
    2c3c:	9f da       	rcall	.-2754   	; 0x217c <vfprintf>
    2c3e:	d8 01       	movw	r26, r16
    2c40:	12 96       	adiw	r26, 0x02	; 2
    2c42:	ed 91       	ld	r30, X+
    2c44:	fc 91       	ld	r31, X
    2c46:	13 97       	sbiw	r26, 0x03	; 3
    2c48:	23 81       	ldd	r18, Z+3	; 0x03
    2c4a:	27 7f       	andi	r18, 0xF7	; 247
    2c4c:	23 83       	std	Z+3, r18	; 0x03
    2c4e:	df 91       	pop	r29
    2c50:	cf 91       	pop	r28
    2c52:	1f 91       	pop	r17
    2c54:	0f 91       	pop	r16
    2c56:	08 95       	ret

00002c58 <putchar>:
    2c58:	60 91 ce 08 	lds	r22, 0x08CE	; 0x8008ce <__iob+0x2>
    2c5c:	70 91 cf 08 	lds	r23, 0x08CF	; 0x8008cf <__iob+0x3>
    2c60:	85 cf       	rjmp	.-246    	; 0x2b6c <fputc>

00002c62 <puts>:
    2c62:	0f 93       	push	r16
    2c64:	1f 93       	push	r17
    2c66:	cf 93       	push	r28
    2c68:	df 93       	push	r29
    2c6a:	e0 91 ce 08 	lds	r30, 0x08CE	; 0x8008ce <__iob+0x2>
    2c6e:	f0 91 cf 08 	lds	r31, 0x08CF	; 0x8008cf <__iob+0x3>
    2c72:	23 81       	ldd	r18, Z+3	; 0x03
    2c74:	21 ff       	sbrs	r18, 1
    2c76:	1b c0       	rjmp	.+54     	; 0x2cae <puts+0x4c>
    2c78:	8c 01       	movw	r16, r24
    2c7a:	d0 e0       	ldi	r29, 0x00	; 0
    2c7c:	c0 e0       	ldi	r28, 0x00	; 0
    2c7e:	f8 01       	movw	r30, r16
    2c80:	81 91       	ld	r24, Z+
    2c82:	8f 01       	movw	r16, r30
    2c84:	60 91 ce 08 	lds	r22, 0x08CE	; 0x8008ce <__iob+0x2>
    2c88:	70 91 cf 08 	lds	r23, 0x08CF	; 0x8008cf <__iob+0x3>
    2c8c:	db 01       	movw	r26, r22
    2c8e:	18 96       	adiw	r26, 0x08	; 8
    2c90:	ed 91       	ld	r30, X+
    2c92:	fc 91       	ld	r31, X
    2c94:	19 97       	sbiw	r26, 0x09	; 9
    2c96:	88 23       	and	r24, r24
    2c98:	31 f0       	breq	.+12     	; 0x2ca6 <puts+0x44>
    2c9a:	19 95       	eicall
    2c9c:	89 2b       	or	r24, r25
    2c9e:	79 f3       	breq	.-34     	; 0x2c7e <puts+0x1c>
    2ca0:	df ef       	ldi	r29, 0xFF	; 255
    2ca2:	cf ef       	ldi	r28, 0xFF	; 255
    2ca4:	ec cf       	rjmp	.-40     	; 0x2c7e <puts+0x1c>
    2ca6:	8a e0       	ldi	r24, 0x0A	; 10
    2ca8:	19 95       	eicall
    2caa:	89 2b       	or	r24, r25
    2cac:	19 f0       	breq	.+6      	; 0x2cb4 <puts+0x52>
    2cae:	8f ef       	ldi	r24, 0xFF	; 255
    2cb0:	9f ef       	ldi	r25, 0xFF	; 255
    2cb2:	02 c0       	rjmp	.+4      	; 0x2cb8 <puts+0x56>
    2cb4:	8d 2f       	mov	r24, r29
    2cb6:	9c 2f       	mov	r25, r28
    2cb8:	df 91       	pop	r29
    2cba:	cf 91       	pop	r28
    2cbc:	1f 91       	pop	r17
    2cbe:	0f 91       	pop	r16
    2cc0:	08 95       	ret

00002cc2 <__ultoa_invert>:
    2cc2:	fa 01       	movw	r30, r20
    2cc4:	aa 27       	eor	r26, r26
    2cc6:	28 30       	cpi	r18, 0x08	; 8
    2cc8:	51 f1       	breq	.+84     	; 0x2d1e <__ultoa_invert+0x5c>
    2cca:	20 31       	cpi	r18, 0x10	; 16
    2ccc:	81 f1       	breq	.+96     	; 0x2d2e <__ultoa_invert+0x6c>
    2cce:	e8 94       	clt
    2cd0:	6f 93       	push	r22
    2cd2:	6e 7f       	andi	r22, 0xFE	; 254
    2cd4:	6e 5f       	subi	r22, 0xFE	; 254
    2cd6:	7f 4f       	sbci	r23, 0xFF	; 255
    2cd8:	8f 4f       	sbci	r24, 0xFF	; 255
    2cda:	9f 4f       	sbci	r25, 0xFF	; 255
    2cdc:	af 4f       	sbci	r26, 0xFF	; 255
    2cde:	b1 e0       	ldi	r27, 0x01	; 1
    2ce0:	3e d0       	rcall	.+124    	; 0x2d5e <__ultoa_invert+0x9c>
    2ce2:	b4 e0       	ldi	r27, 0x04	; 4
    2ce4:	3c d0       	rcall	.+120    	; 0x2d5e <__ultoa_invert+0x9c>
    2ce6:	67 0f       	add	r22, r23
    2ce8:	78 1f       	adc	r23, r24
    2cea:	89 1f       	adc	r24, r25
    2cec:	9a 1f       	adc	r25, r26
    2cee:	a1 1d       	adc	r26, r1
    2cf0:	68 0f       	add	r22, r24
    2cf2:	79 1f       	adc	r23, r25
    2cf4:	8a 1f       	adc	r24, r26
    2cf6:	91 1d       	adc	r25, r1
    2cf8:	a1 1d       	adc	r26, r1
    2cfa:	6a 0f       	add	r22, r26
    2cfc:	71 1d       	adc	r23, r1
    2cfe:	81 1d       	adc	r24, r1
    2d00:	91 1d       	adc	r25, r1
    2d02:	a1 1d       	adc	r26, r1
    2d04:	20 d0       	rcall	.+64     	; 0x2d46 <__ultoa_invert+0x84>
    2d06:	09 f4       	brne	.+2      	; 0x2d0a <__ultoa_invert+0x48>
    2d08:	68 94       	set
    2d0a:	3f 91       	pop	r19
    2d0c:	2a e0       	ldi	r18, 0x0A	; 10
    2d0e:	26 9f       	mul	r18, r22
    2d10:	11 24       	eor	r1, r1
    2d12:	30 19       	sub	r19, r0
    2d14:	30 5d       	subi	r19, 0xD0	; 208
    2d16:	31 93       	st	Z+, r19
    2d18:	de f6       	brtc	.-74     	; 0x2cd0 <__ultoa_invert+0xe>
    2d1a:	cf 01       	movw	r24, r30
    2d1c:	08 95       	ret
    2d1e:	46 2f       	mov	r20, r22
    2d20:	47 70       	andi	r20, 0x07	; 7
    2d22:	40 5d       	subi	r20, 0xD0	; 208
    2d24:	41 93       	st	Z+, r20
    2d26:	b3 e0       	ldi	r27, 0x03	; 3
    2d28:	0f d0       	rcall	.+30     	; 0x2d48 <__ultoa_invert+0x86>
    2d2a:	c9 f7       	brne	.-14     	; 0x2d1e <__ultoa_invert+0x5c>
    2d2c:	f6 cf       	rjmp	.-20     	; 0x2d1a <__ultoa_invert+0x58>
    2d2e:	46 2f       	mov	r20, r22
    2d30:	4f 70       	andi	r20, 0x0F	; 15
    2d32:	40 5d       	subi	r20, 0xD0	; 208
    2d34:	4a 33       	cpi	r20, 0x3A	; 58
    2d36:	18 f0       	brcs	.+6      	; 0x2d3e <__ultoa_invert+0x7c>
    2d38:	49 5d       	subi	r20, 0xD9	; 217
    2d3a:	31 fd       	sbrc	r19, 1
    2d3c:	40 52       	subi	r20, 0x20	; 32
    2d3e:	41 93       	st	Z+, r20
    2d40:	02 d0       	rcall	.+4      	; 0x2d46 <__ultoa_invert+0x84>
    2d42:	a9 f7       	brne	.-22     	; 0x2d2e <__ultoa_invert+0x6c>
    2d44:	ea cf       	rjmp	.-44     	; 0x2d1a <__ultoa_invert+0x58>
    2d46:	b4 e0       	ldi	r27, 0x04	; 4
    2d48:	a6 95       	lsr	r26
    2d4a:	97 95       	ror	r25
    2d4c:	87 95       	ror	r24
    2d4e:	77 95       	ror	r23
    2d50:	67 95       	ror	r22
    2d52:	ba 95       	dec	r27
    2d54:	c9 f7       	brne	.-14     	; 0x2d48 <__ultoa_invert+0x86>
    2d56:	00 97       	sbiw	r24, 0x00	; 0
    2d58:	61 05       	cpc	r22, r1
    2d5a:	71 05       	cpc	r23, r1
    2d5c:	08 95       	ret
    2d5e:	9b 01       	movw	r18, r22
    2d60:	ac 01       	movw	r20, r24
    2d62:	0a 2e       	mov	r0, r26
    2d64:	06 94       	lsr	r0
    2d66:	57 95       	ror	r21
    2d68:	47 95       	ror	r20
    2d6a:	37 95       	ror	r19
    2d6c:	27 95       	ror	r18
    2d6e:	ba 95       	dec	r27
    2d70:	c9 f7       	brne	.-14     	; 0x2d64 <__ultoa_invert+0xa2>
    2d72:	62 0f       	add	r22, r18
    2d74:	73 1f       	adc	r23, r19
    2d76:	84 1f       	adc	r24, r20
    2d78:	95 1f       	adc	r25, r21
    2d7a:	a0 1d       	adc	r26, r0
    2d7c:	08 95       	ret

00002d7e <_exit>:
    2d7e:	f8 94       	cli

00002d80 <__stop_program>:
    2d80:	ff cf       	rjmp	.-2      	; 0x2d80 <__stop_program>
