
---------- Begin Simulation Statistics ----------
final_tick                                62094755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 935092                       # Number of bytes of host memory used
host_seconds                                  1547.06                       # Real time elapsed on the host
host_tick_rate                               40137380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.062095                       # Number of seconds simulated
sim_ticks                                 62094755000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 165054138                       # number of cc regfile reads
system.cpu.cc_regfile_writes                144739210                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 71223881                       # Number of Instructions Simulated
system.cpu.committedInsts::total            171223881                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  131766177                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              278240852                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.241895                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.743650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.725305                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1918611                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1739343                       # number of floating regfile writes
system.cpu.idleCycles                           39626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1101450                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7179975                       # Number of branches executed
system.cpu.iew.exec_branches::1              14581508                       # Number of branches executed
system.cpu.iew.exec_branches::total          21761483                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.292740                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22366905                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  35933061                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              58299966                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4329005                       # Number of stores executed
system.cpu.iew.exec_stores::1                13552230                       # Number of stores executed
system.cpu.iew.exec_stores::total            17881235                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                39224612                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              41395027                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                304                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18832129                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           318065884                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18037900                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           22380831                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       40418731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            199659                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             284734315                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    557                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4156                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1001180                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5069                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4391                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       373644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         727806                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              281909460                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              166769707                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          448679167                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149816297                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  134692422                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              284508719                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.459055                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.584045                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.505513                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              129412011                       # num instructions producing a value
system.cpu.iew.wb_producers::1               97400992                       # num instructions producing a value
system.cpu.iew.wb_producers::total          226813003                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.206352                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.084572                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.290924                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149824387                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   134735580                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               284559967                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                495732143                       # number of integer regfile reads
system.cpu.int_regfile_writes               242853698                       # number of integer regfile writes
system.cpu.ipc::0                            0.805221                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.573510                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.378731                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51353      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127525496     85.04%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    44      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  562      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  293      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 482      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17908032     11.94%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924977      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132189      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         418364      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149962130                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            564579      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              97718665     72.38%     72.80% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               196810      0.15%     72.95% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1351      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              228997      0.17%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  848      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1682      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  223      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               76445      0.06%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           65639      0.05%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           81459      0.06%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             21120212     15.64%     88.93% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12559523      9.30%     98.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1348975      1.00%     99.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1033990      0.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              134999434                       # Type of FU issued
system.cpu.iq.FU_type::total                284961564      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                18964198                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            22402346                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3316434                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4019810                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 68121015                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 82668279                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            150789294                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.239053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.290103                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.529157                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               106346565     70.53%     70.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 272805      0.18%     70.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1198      0.00%     70.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3106270      2.06%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1048      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  10265      0.01%     72.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     72.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    678      0.00%     72.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                190937      0.13%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  127      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            262688      0.17%     73.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            430752      0.29%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               16635618     11.03%     84.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              19765056     13.11%     97.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1480650      0.98%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2284630      1.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              566960004                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          982812924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    281192285                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         353875415                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  318064924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 284961564                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 960                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        39824957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           9563689                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            539                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     99656656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     124149885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.295303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.831340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5377034      4.33%      4.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6835033      5.51%      9.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            64662673     52.08%     61.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40340678     32.49%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6893873      5.55%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39956      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 610      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   5      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  23      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       124149885                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.294570                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            584365                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           111533                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17959024                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4338576                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2493042                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1280248                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             23436003                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14493553                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                99687258                       # number of misc regfile reads
system.cpu.numCycles                        124189511                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       392984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       787506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   171223881                       # Number of instructions simulated
sim_ops                                     278240852                       # Number of ops (including micro ops) simulated
host_inst_rate                                 110677                       # Simulator instruction rate (inst/s)
host_op_rate                                   179852                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                26975173                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19644923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1164604                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18020529                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17695291                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.195181                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2322546                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          551895                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             535867                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16028                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        50836                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        38189786                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            995574                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    124130788                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.241514                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.027603                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17106809     13.78%     13.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        40748271     32.83%     46.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        26534791     21.38%     67.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15737522     12.68%     80.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8131430      6.55%     87.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4747998      3.82%     91.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2723702      2.19%     93.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2599609      2.09%     95.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5800656      4.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    124130788                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          71223881                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     171223881                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           131766177                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       278240852                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 35117966                       # Number of memory references committed
system.cpu.commit.memRefs::total             57382313                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   21684777                       # Number of loads committed
system.cpu.commit.loads::total               39631134                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                14342921                       # Number of branches committed
system.cpu.commit.branches::total            21503419                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2660397                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3187726                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                130878459                       # Number of committed integer instructions.
system.cpu.commit.integer::total            277302267                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1988138                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2078456                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       517336      0.39%      0.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     95503523     72.48%     72.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       195690      0.15%     73.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     73.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       215971      0.16%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        76221      0.06%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        65639      0.05%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        70734      0.05%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     20494564     15.55%     88.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12408058      9.42%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1190213      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1025131      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    131766177                       # Class of committed instruction
system.cpu.commit.committedInstType::total    278240852      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5800656                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     55534774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55534774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55537594                       # number of overall hits
system.cpu.dcache.overall_hits::total        55537594                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118796                       # number of overall misses
system.cpu.dcache.overall_misses::total        118796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1278169498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1278169498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1278169498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1278169498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55653531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55653531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55656390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55656390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10762.898170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10762.898170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10759.364777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10759.364777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.700000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.062500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89524                       # number of writebacks
system.cpu.dcache.writebacks::total             89524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    923823499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    923823499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    924122999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    924122999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10206.641097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10206.641097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10205.778076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10205.778076                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37838995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37838995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    613402500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    613402500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37902311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37902311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9687.954072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9687.954072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        35103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    315257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8980.913312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8980.913312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17695779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17695779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    664766998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    664766998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17751220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17751220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003123                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003123                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11990.530438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11990.530438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    608566499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    608566499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10983.170586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10983.170586                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2820                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2820                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2859                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2859                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       299500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       299500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012942                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012942                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8094.594595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8094.594595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.808786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55628143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            614.349770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.808786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         111403328                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        111403328                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 67072350                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              92712186                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  61416589                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              26097465                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1001180                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16598226                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                169707                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              323917883                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4937906                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    40423574                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    17885294                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12141                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15465                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             898654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      214282510                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26975173                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20553704                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     122695281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1170238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      41945                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15939                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  62468354                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    35788                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          124149885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.760519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.024688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23032688     18.55%     18.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 27110546     21.84%     40.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8444191      6.80%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8452261      6.81%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12188646      9.82%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 44921553     36.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            124149885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.217210                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.725448                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     62161548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         62161548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     62161548                       # number of overall hits
system.cpu.icache.overall_hits::total        62161548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       306627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         306627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       306627                       # number of overall misses
system.cpu.icache.overall_misses::total        306627                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2701452872                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2701452872                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2701452872                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2701452872                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     62468175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     62468175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     62468175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     62468175                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8810.225036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8810.225036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8810.225036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8810.225036                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       119630                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3360                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.604167                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       303460                       # number of writebacks
system.cpu.icache.writebacks::total            303460                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2654                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2654                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2654                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2654                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       303973                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       303973                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       303973                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       303973                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2507571399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2507571399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2507571399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2507571399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8249.322798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8249.322798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8249.322798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8249.322798                       # average overall mshr miss latency
system.cpu.icache.replacements                 303460                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     62161548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        62161548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       306627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        306627                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2701452872                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2701452872                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     62468175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     62468175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8810.225036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8810.225036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       303973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       303973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2507571399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2507571399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8249.322798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8249.322798                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.823209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            62465521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            303973                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            205.496939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.823209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         125240323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        125240323                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    62504174                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        472383                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      930833                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   12667                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 241                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  20586                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85165                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1440335                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1751220                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  320                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                4150                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1060364                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                57134                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  62094755000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1001180                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85142242                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                50851113                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            420                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  71417888                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              39886927                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              319708036                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1838307                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  3889                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               26169717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1321189                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         8679350                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           447524241                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   866286563                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                554448270                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2142995                       # Number of floating rename lookups
system.cpu.rename.committedMaps             379377185                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 68146932                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  62748203                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1093264185                       # The number of ROB reads
system.cpu.rob.writes                       638008867                       # The number of ROB writes
system.cpu.thread0.numInsts                  71223881                       # Number of Instructions committed
system.cpu.thread0.numOps                   131766177                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               300942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                88020                       # number of demand (read+write) hits
system.l2.demand_hits::total                   388962                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              300942                       # number of overall hits
system.l2.overall_hits::.cpu.data               88020                       # number of overall hits
system.l2.overall_hits::total                  388962                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2528                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5556                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3028                       # number of overall misses
system.l2.overall_misses::.cpu.data              2528                       # number of overall misses
system.l2.overall_misses::total                  5556                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    216397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    213837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        430234000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    213837000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       430234000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           303970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               394518                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          303970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              394518                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.027919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.027919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71465.323646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84587.420886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77435.925126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71465.323646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84587.420886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77435.925126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  88                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 88                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39551                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    198229000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    184111000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    382340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    198229000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    184111000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2036095059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2418435059                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100251                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65465.323646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75455.327869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69923.189466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65465.323646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75455.327869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59739.314585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61147.254406                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87748                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87748                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       305236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           305236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       305236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       305236                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34083                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34083                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2036095059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2036095059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59739.314585                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59739.314585                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             53329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53329                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    177931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     177931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         55414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85338.609113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85338.609113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    150904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    150904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.036056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75527.527528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75527.527528                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         300942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             300942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       303970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         303970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71465.323646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71465.323646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    198229000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    198229000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65465.323646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65465.323646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        35134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81051.918736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81051.918736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75128.959276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75128.959276                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  549043                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              549043                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44117                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38945.269254                       # Cycle average of tags in use
system.l2.tags.total_refs                      821498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.770600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2912.859832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2390.283621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33642.125801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.513338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.594258                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.520065                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.083435                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12639599                       # Number of tag accesses
system.l2.tags.data_accesses                 12639599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39551                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2531264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51229840506                       # Total gap between requests
system.mem_ctrls.avgGap                    1295285.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       193792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       156160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2181312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3120907.715957651846                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2514866.191194409039                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 35128764.096097968519                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3028                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34083                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85860656                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     92923013                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    976330863                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28355.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38083.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28645.68                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       193792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       156160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2181312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2531264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       193792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       193792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3028                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39551                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3120908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2514866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     35128764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40764538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3120908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3120908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3120908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2514866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     35128764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        40764538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39551                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               413533282                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             197755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1155114532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10455.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29205.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35925                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   698.087148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   479.257501                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   409.183305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          556     15.33%     15.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          378     10.42%     25.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          192      5.30%     31.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          141      3.89%     34.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          102      2.81%     37.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      1.74%     39.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           65      1.79%     41.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.41%     42.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2078     57.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2531264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               40.764538                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11495400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6109950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      137666340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4901139360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1412039910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22655299680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29123750640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.021106                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58880574228                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2073240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1140940772                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14394240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7650720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144727800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4901139360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1648971240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22455778560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29172661920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.808793                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  58361217658                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2073240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1660297342                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37553                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1998                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37553                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79102                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79102                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79102                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2531264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2531264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2531264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39551                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            62598996                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          206869805                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            339107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       305236                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38428                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        303973                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       911403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270622                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1182025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     38875520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11524608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50400128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38431                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           432950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 432940    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             432950                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62094755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          786737000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         455962494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135824496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
