# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HW4_1111_sequ_detec.srcs/sources_1/ip/clk_wiz" --include "../../../../HW4_1111_sequ_detec.srcs/sources_1/ip/vio/hdl" \
"../../../../HW4_1111_sequ_detec.srcs/sources_1/new/detec_1111.v" \
"../../../../HW4_1111_sequ_detec.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
