# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/MouseTransmitter.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/MouseReceiver.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/MouseMasterSM.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Stack.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/TenHz_cnt.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/IRTransmitterSM.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/seg7decoder.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/MouseTransceiver.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/buttonDetecor.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/ALU.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/VGA_Sig_Gen.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Frequency_Divider.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Frame_Buffer.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Timer.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/seg7Driver.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/ROM.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/RAM.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Processor.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Mouse.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/IR.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/Button.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/VGA_Controller.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/LED_Controller.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sources_1/new/TOP.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../MicroProcessor.srcs/sim_1/new/TOP_TB.v" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog" --include "../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
