Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 26 15:42:17 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file matrixAccTopDevice_clock_utilization_routed.rpt
| Design       : matrixAccTopDevice
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   2 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    0 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint     | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin              | Net              | PR Clock Type |
+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+------------------+---------------+
| g0        | src0      | BUFG/O          | BUFGCTRL_X0Y16 | BUFGCTRL_X0Y16 | n/a          |                 2 |         252 |               0 |              |       | Clk_IBUF_BUFG_inst/O    | Clk_IBUF_BUFG    | RM active (2) |
| g1        | src1      | BUFG/O          | BUFGCTRL_X0Y17 | BUFGCTRL_X0Y17 | n/a          |                 1 |          34 |               0 |              |       | wr_clk_IBUF_BUFG_inst/O | wr_clk_IBUF_BUFG | RM active (1) |
+-----------+-----------+-----------------+----------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------+------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+--------------------+-------------+-----------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin         | Net         | PR Clock Source |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+--------------------+-------------+-----------------+
| src0      | g0        | IBUF/O          | IOB_X1Y76  | IOB_X1Y76 | X1Y1         |           1 |               1 |                     |              | Clk_IBUF_inst/O    | Clk_IBUF    | Static          |
| src1      | g1        | IBUF/O          | IOB_X1Y78  | IOB_X1Y78 | X1Y1         |           1 |              11 |                     |              | wr_clk_IBUF_inst/O | wr_clk_IBUF | Static          |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+--------------------+-------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  118 |  2500 |    9 |  1000 |    0 |    60 |    0 |    30 |    3 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  159 |  3200 |   80 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk4[0].outputAdder - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk3[0].inputMulti - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk4[1].outputAdder - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/finalAdder - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk3[1].inputMulti - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk3[2].inputMulti - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


matrixAccel/genblk4[2].outputAdder - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           | PR Clock Source |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+-----------------+
| g0        | BUFG/O          | n/a               |       |             |               |         252 |        0 |              0 |        0 | Clk_IBUF_BUFG | Static          |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y2 |    0 |    0 |
| Y1 |    0 |    0 |
| Y0 |  121 |  131 |
+----+------+------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net              | PR Clock Source |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------+-----------------+
| g1        | BUFG/O          | n/a               |       |             |               |          28 |        0 |              0 |        0 | wr_clk_IBUF_BUFG | Static          |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  28 |
+----+----+-----+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |         121 |               0 | 118 |      0 |    0 |   3 |  0 |    0 |   0 |       0 | Clk_IBUF_BUFG |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net              |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------+
| g0        | n/a   | BUFG/O          | BUFGCTRL_X0Y16 |         131 |               0 | 131 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clk_IBUF_BUFG    |
| g1        | n/a   | BUFG/O          | BUFGCTRL_X0Y17 |          28 |               0 |  28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | wr_clk_IBUF_BUFG |
+-----------+-------+-----------------+----------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells wr_clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells Clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y76 [get_ports Clk]
set_property LOC IOB_X1Y78 [get_ports wr_clk]

# Clock net "wr_clk_IBUF_BUFG" driven by instance "wr_clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_wr_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_wr_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="wr_clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_wr_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "Clk_IBUF_BUFG" driven by instance "Clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_Clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
