<profile>

<section name = "Vivado HLS Report for 'Loop_l_wr_xk_proc29'" level="0">
<item name = "Date">Fri May  1 00:15:32 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50, 1.231, 0.31</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1027, 1027, 1027, 1027, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_wr_xk">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 123, -</column>
<column name="Register">-, -, 159, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_100_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="xk_data_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="xk_data_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="xk_last_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="xk_last_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln192_fu_94_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln198_fu_106_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="xk_data_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="xk_last_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i13_0_reg_83">9, 2, 11, 22</column>
<column name="xk_TDATA_blk_n">9, 2, 1, 2</column>
<column name="xk_data_1_data_out">9, 2, 64, 128</column>
<column name="xk_data_1_state">15, 3, 2, 6</column>
<column name="xk_fifo_V_blk_n">9, 2, 1, 2</column>
<column name="xk_last_1_data_out">9, 2, 1, 2</column>
<column name="xk_last_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i13_0_reg_83">11, 0, 11, 0</column>
<column name="icmp_ln192_reg_112">1, 0, 1, 0</column>
<column name="icmp_ln192_reg_112_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln198_reg_121">1, 0, 1, 0</column>
<column name="xk_data_1_payload_A">64, 0, 64, 0</column>
<column name="xk_data_1_payload_B">64, 0, 64, 0</column>
<column name="xk_data_1_sel_rd">1, 0, 1, 0</column>
<column name="xk_data_1_sel_wr">1, 0, 1, 0</column>
<column name="xk_data_1_state">2, 0, 2, 0</column>
<column name="xk_last_1_payload_A">1, 0, 1, 0</column>
<column name="xk_last_1_payload_B">1, 0, 1, 0</column>
<column name="xk_last_1_sel_rd">1, 0, 1, 0</column>
<column name="xk_last_1_sel_wr">1, 0, 1, 0</column>
<column name="xk_last_1_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_l_wr_xk_proc29, return value</column>
<column name="xk_fifo_V_dout">in, 64, ap_fifo, xk_fifo_V, pointer</column>
<column name="xk_fifo_V_empty_n">in, 1, ap_fifo, xk_fifo_V, pointer</column>
<column name="xk_fifo_V_read">out, 1, ap_fifo, xk_fifo_V, pointer</column>
<column name="xk_TDATA">out, 64, axis, xk_data, pointer</column>
<column name="xk_TVALID">out, 1, axis, xk_last, pointer</column>
<column name="xk_TREADY">in, 1, axis, xk_last, pointer</column>
<column name="xk_TLAST">out, 1, axis, xk_last, pointer</column>
</table>
</item>
</section>
</profile>
