############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.
RTL header:
module top_module(
	input clk,
	input reset,
	output reg [3:0] q);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module(
    input clk,
    input reset,
    output reg [3:0] q
);

always @(posedge clk) begin
    if (reset) begin
        q <= 4'b0001; // Reset counter to 1
    end else if (q < 4'b1010) begin
        q <= q + 4'b0001; // Increment counter until it reaches 10
    end else begin
        q <= 4'b0001; // Reset back to 1 after reaching 10
    end
end

endmodule
```

