

================================================================
== Vitis HLS Report for 'nussinov'
================================================================
* Date:           Thu May 22 09:32:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      781|   673381|  3.905 us|  3.367 ms|  782|  673382|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154  |nussinov_Pipeline_VITIS_LOOP_40_3  |        5|      182|  25.000 ns|  0.910 us|    5|  182|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1    |      780|   673380|  13 ~ 11223|          -|          -|      60|        no|
        | + VITIS_LOOP_11_2  |       10|    11220|    10 ~ 187|          -|          -|  1 ~ 60|        no|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      530|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      235|      345|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      167|    -|
|Register             |        -|     -|      248|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      483|     1042|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154  |nussinov_Pipeline_VITIS_LOOP_40_3  |        0|   0|  235|  345|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  235|  345|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_308_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln11_fu_231_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_287_p2     |         +|   0|  0|  19|          12|           2|
    |add_ln16_1_fu_293_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln16_fu_277_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln20_fu_335_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln28_1_fu_345_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln28_fu_410_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln29_fu_378_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln9_1_fu_319_p2    |         +|   0|  0|  13|           6|           2|
    |add_ln9_fu_314_p2      |         +|   0|  0|  14|           7|           2|
    |sub_ln16_fu_218_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln20_fu_256_p2     |         -|   0|  0|  19|          12|          12|
    |icmp_ln11_fu_266_p2    |      icmp|   0|  0|  12|          12|           6|
    |icmp_ln16_fu_354_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln20_fu_389_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln25_fu_303_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln27_fu_415_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln29_fu_383_p2    |      icmp|   0|  0|  11|           9|           2|
    |icmp_ln35_fu_433_p2    |      icmp|   0|  0|  20|          32|          32|
    |select_ln16_fu_366_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln20_fu_400_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_449_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_426_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_443_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln16_fu_360_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_394_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_420_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_fu_437_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 530|         326|         437|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  49|          9|    1|          9|
    |i_fu_78           |   9|          2|    7|         14|
    |indvars_iv_fu_74  |   9|          2|    6|         12|
    |j_reg_144         |   9|          2|   12|         24|
    |seq_address0      |  14|          3|    6|         18|
    |table_r_address0  |  20|          4|   12|         48|
    |table_r_address1  |  20|          4|   12|         48|
    |table_r_ce0       |  14|          3|    1|          3|
    |table_r_ce1       |  14|          3|    1|          3|
    |table_r_we0       |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 167|         34|   59|        181|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln11_1_reg_549                                         |  12|   0|   12|          0|
    |add_ln14_reg_529                                           |  12|   0|   12|          0|
    |add_ln16_reg_519                                           |  12|   0|   12|          0|
    |ap_CS_fsm                                                  |   8|   0|    8|          0|
    |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_78                                                    |   7|   0|    7|          0|
    |icmp_ln25_reg_539                                          |   1|   0|    1|          0|
    |icmp_ln29_reg_570                                          |   1|   0|    1|          0|
    |indvars_iv_fu_74                                           |   6|   0|    6|          0|
    |indvars_iv_load_2_reg_590                                  |   6|   0|    6|          0|
    |j_reg_144                                                  |  12|   0|   12|          0|
    |select_ln16_reg_564                                        |  32|   0|   32|          0|
    |select_ln20_reg_575                                        |  32|   0|   32|          0|
    |select_ln25_reg_595                                        |  32|   0|   32|          0|
    |sext_ln11_reg_511                                          |   9|   0|    9|          0|
    |sub_ln16_reg_488                                           |  10|   0|   12|          2|
    |sub_ln20_reg_505                                           |  10|   0|   12|          2|
    |table_r_load_3_reg_583                                     |  32|   0|   32|          0|
    |trunc_ln9_reg_474                                          |   6|   0|    6|          0|
    |zext_ln9_2_reg_500                                         |   7|   0|   12|          5|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 248|   0|  257|          9|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|seq_address0      |  out|    6|   ap_memory|           seq|         array|
|seq_ce0           |  out|    1|   ap_memory|           seq|         array|
|seq_q0            |   in|    8|   ap_memory|           seq|         array|
|table_r_address0  |  out|   12|   ap_memory|       table_r|         array|
|table_r_ce0       |  out|    1|   ap_memory|       table_r|         array|
|table_r_we0       |  out|    1|   ap_memory|       table_r|         array|
|table_r_d0        |  out|   32|   ap_memory|       table_r|         array|
|table_r_q0        |   in|   32|   ap_memory|       table_r|         array|
|table_r_address1  |  out|   12|   ap_memory|       table_r|         array|
|table_r_ce1       |  out|    1|   ap_memory|       table_r|         array|
|table_r_q1        |   in|   32|   ap_memory|       table_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:3]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seq, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seq"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %table_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 59, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 16 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln9 = store i6 60, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 17 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 18 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 20 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %tmp_4, void %VITIS_LOOP_11_2.split, void %for.end194" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 24 'zext' 'zext_ln9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%seq_addr = getelementptr i8 %seq, i64 0, i64 %zext_ln9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 25 'getelementptr' 'seq_addr' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.66ns)   --->   "%seq_load = load i6 %seq_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 26 'load' 'seq_load' <Predicate = (!tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:49]   --->   Operation 27 'ret' 'ret_ln49' <Predicate = (tmp_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 28 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln9, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.74ns)   --->   "%sub_ln16 = sub i12 %tmp, i12 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 32 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i6 %indvars_iv_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 33 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 34 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7]   --->   Operation 35 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln11 = add i6 %trunc_ln9, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 36 'add' 'add_ln11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln11, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln11, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 38 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 39 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.74ns)   --->   "%sub_ln20 = sub i12 %tmp_2, i12 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 40 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (0.66ns)   --->   "%seq_load = load i6 %seq_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 41 'load' 'seq_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %seq_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 42 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln11 = br void %if.then61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 43 'br' 'br_ln11' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i12 %zext_ln9_1, void %VITIS_LOOP_11_2.split, i12 %add_ln11_1, void %if.then61.split_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.62ns)   --->   "%icmp_ln11 = icmp_eq  i12 %j, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 45 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %if.then61.split_ifconv, void %for.inc193.loopexit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 46 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 47 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln16 = add i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 48 'add' 'add_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i12 %add_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 49 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%table_r_addr = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 50 'getelementptr' 'table_r_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.74ns)   --->   "%add_ln14 = add i12 %j, i12 4095" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:14]   --->   Operation 51 'add' 'add_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.74ns)   --->   "%add_ln16_1 = add i12 %sub_ln16, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 52 'add' 'add_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i12 %add_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 53 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 54 'getelementptr' 'table_r_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 55 'load' 'table_r_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 56 [2/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 56 'load' 'table_r_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 57 [1/1] (0.62ns)   --->   "%icmp_ln25 = icmp_ult  i12 %zext_ln9_2, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 57 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%seq_addr_1 = getelementptr i8 %seq, i64 0, i64 %zext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 58 'getelementptr' 'seq_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.66ns)   --->   "%seq_load_1 = load i6 %seq_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 59 'load' 'seq_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 60 [1/1] (0.74ns)   --->   "%add_ln11_1 = add i12 %j, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 60 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 61 'load' 'indvars_iv_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln9 = add i7 %i_1, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 62 'add' 'add_ln9' <Predicate = (icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i6 %indvars_iv_load, i6 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 63 'add' 'add_ln9_1' <Predicate = (icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 %add_ln9, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 64 'store' 'store_ln9' <Predicate = (icmp_ln11)> <Delay = 0.38>
ST_4 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln9 = store i6 %add_ln9_1, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 65 'store' 'store_ln9' <Predicate = (icmp_ln11)> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 66 'br' 'br_ln9' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 67 [1/1] (0.74ns)   --->   "%add_ln20 = add i12 %sub_ln20, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 67 'add' 'add_ln20' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i12 %add_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 68 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 69 'getelementptr' 'table_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln28_1 = add i12 %sub_ln20, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 70 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 71 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%table_r_addr_3 = getelementptr i32 %table_r, i64 0, i64 %zext_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 72 'getelementptr' 'table_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 73 'load' 'table_r_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 74 [1/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 74 'load' 'table_r_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_slt  i32 %table_r_load, i32 %table_r_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 75 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%xor_ln16 = xor i1 %icmp_ln16, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 76 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln16 = select i1 %xor_ln16, i32 %table_r_load, i32 %table_r_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 77 'select' 'select_ln16' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (1.64ns)   --->   "%table_r_load_2 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 78 'load' 'table_r_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 79 [2/2] (1.64ns)   --->   "%table_r_load_3 = load i12 %table_r_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 79 'load' 'table_r_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 80 [1/2] (0.66ns)   --->   "%seq_load_1 = load i6 %seq_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 80 'load' 'seq_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %seq_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 81 'sext' 'sext_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln29 = add i9 %sext_ln29, i9 %sext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 82 'add' 'add_ln29' <Predicate = (icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i9 %add_ln29, i9 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = (icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 84 [1/2] (1.64ns)   --->   "%table_r_load_2 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 84 'load' 'table_r_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_6 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp_slt  i32 %select_ln16, i32 %table_r_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 85 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%xor_ln20 = xor i1 %icmp_ln20, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 86 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %xor_ln20, i32 %select_ln16, i32 %table_r_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 87 'select' 'select_ln20' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (1.64ns)   --->   "%table_r_load_3 = load i12 %table_r_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 88 'load' 'table_r_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%indvars_iv_load_2 = load i6 %indvars_iv"   --->   Operation 89 'load' 'indvars_iv_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %icmp_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 90 'zext' 'zext_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.88ns)   --->   "%add_ln28 = add i32 %table_r_load_3, i32 %zext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp_slt  i32 %select_ln20, i32 %add_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 92 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%xor_ln27 = xor i1 %icmp_ln27, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 93 'xor' 'xor_ln27' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%select_ln27 = select i1 %xor_ln27, i32 %select_ln20, i32 %add_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 94 'select' 'select_ln27' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%icmp_ln35 = icmp_slt  i32 %select_ln20, i32 %table_r_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 95 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln35, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 96 'xor' 'xor_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %xor_ln35, i32 %select_ln20, i32 %table_r_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 97 'select' 'select_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %icmp_ln25, i32 %select_ln27, i32 %select_ln35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 98 'select' 'select_ln25' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (0.38ns)   --->   "%call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 99 'call' 'call_ln25' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 60, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:12]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7]   --->   Operation 101 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 102 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln11 = br void %if.then61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 103 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ table_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv             (alloca           ) [ 011111111]
i                      (alloca           ) [ 011111111]
spectopmodule_ln3      (spectopmodule    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
store_ln9              (store            ) [ 000000000]
store_ln9              (store            ) [ 000000000]
br_ln9                 (br               ) [ 000000000]
i_1                    (load             ) [ 000111111]
trunc_ln9              (trunc            ) [ 000100000]
tmp_4                  (bitselect        ) [ 001111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000]
br_ln9                 (br               ) [ 000000000]
zext_ln9               (zext             ) [ 000000000]
seq_addr               (getelementptr    ) [ 000100000]
ret_ln49               (ret              ) [ 000000000]
indvars_iv_load_1      (load             ) [ 000000000]
tmp                    (bitconcatenate   ) [ 000000000]
tmp_1                  (bitconcatenate   ) [ 000000000]
zext_ln16              (zext             ) [ 000000000]
sub_ln16               (sub              ) [ 000011111]
zext_ln9_1             (zext             ) [ 001111111]
zext_ln9_2             (zext             ) [ 000011111]
specloopname_ln7       (specloopname     ) [ 000000000]
add_ln11               (add              ) [ 000000000]
tmp_2                  (bitconcatenate   ) [ 000000000]
tmp_3                  (bitconcatenate   ) [ 000000000]
zext_ln20              (zext             ) [ 000000000]
sub_ln20               (sub              ) [ 000011111]
seq_load               (load             ) [ 000000000]
sext_ln11              (sext             ) [ 000011111]
br_ln11                (br               ) [ 001111111]
j                      (phi              ) [ 000011111]
icmp_ln11              (icmp             ) [ 001111111]
br_ln11                (br               ) [ 000000000]
zext_ln11              (zext             ) [ 000000000]
add_ln16               (add              ) [ 000001111]
zext_ln16_1            (zext             ) [ 000000000]
table_r_addr           (getelementptr    ) [ 000001000]
add_ln14               (add              ) [ 000001000]
add_ln16_1             (add              ) [ 000000000]
zext_ln16_2            (zext             ) [ 000000000]
table_r_addr_1         (getelementptr    ) [ 000001000]
icmp_ln25              (icmp             ) [ 000001110]
seq_addr_1             (getelementptr    ) [ 000001000]
add_ln11_1             (add              ) [ 001111111]
indvars_iv_load        (load             ) [ 000000000]
add_ln9                (add              ) [ 000000000]
add_ln9_1              (add              ) [ 000000000]
store_ln9              (store            ) [ 000000000]
store_ln9              (store            ) [ 000000000]
br_ln9                 (br               ) [ 000000000]
add_ln20               (add              ) [ 000000000]
zext_ln20_1            (zext             ) [ 000000000]
table_r_addr_2         (getelementptr    ) [ 000000100]
add_ln28_1             (add              ) [ 000000000]
zext_ln28              (zext             ) [ 000000000]
table_r_addr_3         (getelementptr    ) [ 000000100]
table_r_load           (load             ) [ 000000000]
table_r_load_1         (load             ) [ 000000000]
icmp_ln16              (icmp             ) [ 000000000]
xor_ln16               (xor              ) [ 000000000]
select_ln16            (select           ) [ 000000100]
seq_load_1             (load             ) [ 000000000]
sext_ln29              (sext             ) [ 000000000]
add_ln29               (add              ) [ 000000000]
icmp_ln29              (icmp             ) [ 000000110]
table_r_load_2         (load             ) [ 000000000]
icmp_ln20              (icmp             ) [ 000000000]
xor_ln20               (xor              ) [ 000000000]
select_ln20            (select           ) [ 000000010]
table_r_load_3         (load             ) [ 000000010]
indvars_iv_load_2      (load             ) [ 000000001]
zext_ln29              (zext             ) [ 000000000]
add_ln28               (add              ) [ 000000000]
icmp_ln27              (icmp             ) [ 000000000]
xor_ln27               (xor              ) [ 000000000]
select_ln27            (select           ) [ 000000000]
icmp_ln35              (icmp             ) [ 000000000]
xor_ln35               (xor              ) [ 000000000]
select_ln35            (select           ) [ 000000000]
select_ln25            (select           ) [ 000000001]
speclooptripcount_ln12 (speclooptripcount) [ 000000000]
specloopname_ln7       (specloopname     ) [ 000000000]
call_ln25              (call             ) [ 000000000]
br_ln11                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nussinov_Pipeline_VITIS_LOOP_40_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="indvars_iv_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="seq_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq_load/2 seq_load_1/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="table_r_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="table_r_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_1/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_r_load/4 table_r_load_1/4 table_r_load_2/5 table_r_load_3/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="seq_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq_addr_1/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="table_r_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_2/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="table_r_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_3/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="1"/>
<pin id="146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="12" slack="3"/>
<pin id="160" dir="0" index="5" bw="12" slack="4"/>
<pin id="161" dir="0" index="6" bw="12" slack="3"/>
<pin id="162" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="2"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load_1/3 indvars_iv_load/4 indvars_iv_load_2/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln9_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln9_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="1"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln9_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="1"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln16_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln16_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln9_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln9_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln11_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln20_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln20_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln11_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln11_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="1"/>
<pin id="279" dir="0" index="1" bw="12" slack="0"/>
<pin id="280" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln16_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln14_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln16_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="1"/>
<pin id="295" dir="0" index="1" bw="12" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln16_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln25_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="1"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln11_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln9_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln9_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="3"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln9_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="3"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln20_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="2"/>
<pin id="337" dir="0" index="1" bw="12" slack="1"/>
<pin id="338" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln20_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln28_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="2"/>
<pin id="347" dir="0" index="1" bw="12" slack="1"/>
<pin id="348" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln28_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln16_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln16_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln16_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln29_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln29_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="2"/>
<pin id="381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln29_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln20_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln20_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln20_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln29_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln28_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln27_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln27_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln27_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln35_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln35_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln35_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln25_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="3"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/7 "/>
</bind>
</comp>

<comp id="457" class="1005" name="indvars_iv_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="474" class="1005" name="trunc_ln9_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="1"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="483" class="1005" name="seq_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="1"/>
<pin id="485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="seq_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="sub_ln16_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln9_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="1"/>
<pin id="497" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="zext_ln9_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="1"/>
<pin id="502" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="sub_ln20_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="2"/>
<pin id="507" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="511" class="1005" name="sext_ln11_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="2"/>
<pin id="513" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln11 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln16_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="3"/>
<pin id="521" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="524" class="1005" name="table_r_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="1"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="add_ln14_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="1"/>
<pin id="531" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="534" class="1005" name="table_r_addr_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="1"/>
<pin id="536" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln25_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="544" class="1005" name="seq_addr_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="seq_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln11_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="table_r_addr_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="table_r_addr_3_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_3 "/>
</bind>
</comp>

<comp id="564" class="1005" name="select_ln16_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln29_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="2"/>
<pin id="572" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="575" class="1005" name="select_ln20_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="583" class="1005" name="table_r_load_3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="table_r_load_3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="indvars_iv_load_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="1"/>
<pin id="592" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_load_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="select_ln25_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="95" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="153"><net_src comp="147" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="144" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="180" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="200" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="166" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="236" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="89" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="147" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="147" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="281"><net_src comp="147" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="291"><net_src comp="147" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="307"><net_src comp="287" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="147" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="166" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="314" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="319" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="144" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="352"><net_src comp="345" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="358"><net_src comp="109" pin="7"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="109" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="109" pin="7"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="109" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="89" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="109" pin="7"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="109" pin="7"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="410" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="426" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="443" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="456"><net_src comp="449" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="460"><net_src comp="74" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="467"><net_src comp="78" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="477"><net_src comp="183" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="486"><net_src comp="82" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="491"><net_src comp="218" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="498"><net_src comp="224" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="503"><net_src comp="228" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="508"><net_src comp="256" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="514"><net_src comp="262" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="522"><net_src comp="277" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="527"><net_src comp="95" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="532"><net_src comp="287" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="537"><net_src comp="102" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="542"><net_src comp="303" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="547"><net_src comp="120" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="552"><net_src comp="308" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="557"><net_src comp="128" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="562"><net_src comp="135" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="567"><net_src comp="366" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="573"><net_src comp="383" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="578"><net_src comp="400" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="586"><net_src comp="109" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="593"><net_src comp="166" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="598"><net_src comp="449" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_r | {7 8 }
 - Input state : 
	Port: nussinov : seq | {2 3 4 5 }
	Port: nussinov : table_r | {4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln9 : 1
		store_ln9 : 1
	State 2
		trunc_ln9 : 1
		tmp_4 : 1
		br_ln9 : 2
		zext_ln9 : 1
		seq_addr : 2
		seq_load : 3
	State 3
		zext_ln16 : 1
		sub_ln16 : 2
		zext_ln9_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		zext_ln20 : 2
		sub_ln20 : 3
		sext_ln11 : 1
	State 4
		icmp_ln11 : 1
		br_ln11 : 2
		zext_ln11 : 1
		add_ln16 : 1
		zext_ln16_1 : 2
		table_r_addr : 3
		add_ln14 : 1
		add_ln16_1 : 2
		zext_ln16_2 : 3
		table_r_addr_1 : 4
		table_r_load : 4
		table_r_load_1 : 5
		icmp_ln25 : 2
		seq_addr_1 : 2
		seq_load_1 : 3
		add_ln11_1 : 1
		add_ln9_1 : 1
		store_ln9 : 1
		store_ln9 : 2
	State 5
		zext_ln20_1 : 1
		table_r_addr_2 : 2
		zext_ln28 : 1
		table_r_addr_3 : 2
		icmp_ln16 : 1
		xor_ln16 : 2
		select_ln16 : 2
		table_r_load_2 : 3
		table_r_load_3 : 3
		sext_ln29 : 1
		add_ln29 : 2
		icmp_ln29 : 3
	State 6
		icmp_ln20 : 1
		xor_ln20 : 2
		select_ln20 : 2
	State 7
		add_ln28 : 1
		icmp_ln27 : 2
		xor_ln27 : 3
		select_ln27 : 3
		xor_ln35 : 1
		select_ln35 : 1
		select_ln25 : 4
		call_ln25 : 5
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154 |  0.774  |   369   |   264   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln11_fu_231               |    0    |    0    |    13   |
|          |                add_ln16_fu_277               |    0    |    0    |    19   |
|          |                add_ln14_fu_287               |    0    |    0    |    19   |
|          |               add_ln16_1_fu_293              |    0    |    0    |    19   |
|          |               add_ln11_1_fu_308              |    0    |    0    |    19   |
|    add   |                add_ln9_fu_314                |    0    |    0    |    14   |
|          |               add_ln9_1_fu_319               |    0    |    0    |    13   |
|          |                add_ln20_fu_335               |    0    |    0    |    19   |
|          |               add_ln28_1_fu_345              |    0    |    0    |    19   |
|          |                add_ln29_fu_378               |    0    |    0    |    15   |
|          |                add_ln28_fu_410               |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              select_ln16_fu_366              |    0    |    0    |    32   |
|          |              select_ln20_fu_400              |    0    |    0    |    32   |
|  select  |              select_ln27_fu_426              |    0    |    0    |    32   |
|          |              select_ln35_fu_443              |    0    |    0    |    32   |
|          |              select_ln25_fu_449              |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               icmp_ln11_fu_266               |    0    |    0    |    12   |
|          |               icmp_ln25_fu_303               |    0    |    0    |    12   |
|          |               icmp_ln16_fu_354               |    0    |    0    |    20   |
|   icmp   |               icmp_ln29_fu_383               |    0    |    0    |    11   |
|          |               icmp_ln20_fu_389               |    0    |    0    |    20   |
|          |               icmp_ln27_fu_415               |    0    |    0    |    20   |
|          |               icmp_ln35_fu_433               |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |                sub_ln16_fu_218               |    0    |    0    |    19   |
|          |                sub_ln20_fu_256               |    0    |    0    |    19   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                xor_ln16_fu_360               |    0    |    0    |    2    |
|    xor   |                xor_ln20_fu_394               |    0    |    0    |    2    |
|          |                xor_ln27_fu_420               |    0    |    0    |    2    |
|          |                xor_ln35_fu_437               |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln9_fu_183               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_4_fu_187                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                zext_ln9_fu_195               |    0    |    0    |    0    |
|          |               zext_ln16_fu_214               |    0    |    0    |    0    |
|          |               zext_ln9_1_fu_224              |    0    |    0    |    0    |
|          |               zext_ln9_2_fu_228              |    0    |    0    |    0    |
|          |               zext_ln20_fu_252               |    0    |    0    |    0    |
|   zext   |               zext_ln11_fu_272               |    0    |    0    |    0    |
|          |              zext_ln16_1_fu_282              |    0    |    0    |    0    |
|          |              zext_ln16_2_fu_298              |    0    |    0    |    0    |
|          |              zext_ln20_1_fu_340              |    0    |    0    |    0    |
|          |               zext_ln28_fu_349               |    0    |    0    |    0    |
|          |               zext_ln29_fu_407               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_200                  |    0    |    0    |    0    |
|bitconcatenate|                 tmp_1_fu_207                 |    0    |    0    |    0    |
|          |                 tmp_2_fu_236                 |    0    |    0    |    0    |
|          |                 tmp_3_fu_244                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   sext   |               sext_ln11_fu_262               |    0    |    0    |    0    |
|          |               sext_ln29_fu_374               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  0.774  |   369   |   793   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln11_1_reg_549   |   12   |
|     add_ln14_reg_529    |   12   |
|     add_ln16_reg_519    |   12   |
|        i_reg_464        |    7   |
|    icmp_ln25_reg_539    |    1   |
|    icmp_ln29_reg_570    |    1   |
|indvars_iv_load_2_reg_590|    6   |
|    indvars_iv_reg_457   |    6   |
|        j_reg_144        |   12   |
|   select_ln16_reg_564   |   32   |
|   select_ln20_reg_575   |   32   |
|   select_ln25_reg_595   |   32   |
|    seq_addr_1_reg_544   |    6   |
|     seq_addr_reg_483    |    6   |
|    sext_ln11_reg_511    |    9   |
|     sub_ln16_reg_488    |   12   |
|     sub_ln20_reg_505    |   12   |
|  table_r_addr_1_reg_534 |   12   |
|  table_r_addr_2_reg_554 |   12   |
|  table_r_addr_3_reg_559 |   12   |
|   table_r_addr_reg_524  |   12   |
|  table_r_load_3_reg_583 |   32   |
|    trunc_ln9_reg_474    |    6   |
|    zext_ln9_1_reg_495   |   12   |
|    zext_ln9_2_reg_500   |   12   |
+-------------------------+--------+
|          Total          |   320  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_89               |  p0  |   4  |   6  |   24   ||    20   |
|               grp_access_fu_109              |  p0  |   4  |  12  |   48   ||    20   |
|               grp_access_fu_109              |  p2  |   4  |   0  |    0   ||    20   |
| grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154 |  p2  |   2  |   6  |   12   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   148  || 2.13214 ||    78   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   369  |   793  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   78   |
|  Register |    -   |   320  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   689  |   871  |
+-----------+--------+--------+--------+
