$date
	Mon Feb 24 15:56:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delay_element_tb $end
$var wire 1 ! o_z $end
$var reg 1 " i_d $end
$var reg 256 # vcd_file [255:0] $end
$scope module u_delay_element $end
$var wire 1 " i_d $end
$var wire 1 ! o_z $end
$var reg 11 $ s_connect [10:0] $end
$scope begin lut_chain[0] $end
$upscope $end
$scope begin lut_chain[1] $end
$upscope $end
$scope begin lut_chain[2] $end
$upscope $end
$scope begin lut_chain[3] $end
$upscope $end
$scope begin lut_chain[4] $end
$upscope $end
$scope begin lut_chain[5] $end
$upscope $end
$scope begin lut_chain[6] $end
$upscope $end
$scope begin lut_chain[7] $end
$upscope $end
$scope begin lut_chain[8] $end
$upscope $end
$scope begin lut_chain[9] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010101010 $
b10111000101111011101100110001101100100001011110110010001100101011011000110000101111001010111110110010101101100011001010110110101100101011011100111010000101110011101100110001101100100 #
0"
0!
$end
#10000
1!
b10101010101 $
1"
#20000
0!
b1010101010 $
0"
#40000
1!
b10101010101 $
1"
#60000
0!
b1010101010 $
0"
#110000
