
*** Running vivado
    with args -log fibonacci.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fibonacci.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fibonacci.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 276.793 ; gain = 50.836
Command: synth_design -top fibonacci -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29572 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 387.254 ; gain = 98.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fibonacci' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:69]
INFO: [Synth 8-4471] merging register 'pf_reg[6:0]' into 'f_reg[6:0]' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:44]
INFO: [Synth 8-4471] merging register 'ppf_reg[6:0]' into 'f_reg[6:0]' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:45]
WARNING: [Synth 8-6014] Unused sequential element pf_reg was removed.  [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:44]
WARNING: [Synth 8-6014] Unused sequential element ppf_reg was removed.  [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:45]
INFO: [Synth 8-256] done synthesizing module 'fibonacci' (1#1) [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 439.848 ; gain = 150.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 439.848 ; gain = 150.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 439.848 ; gain = 150.613
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'cs_reg' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:67]
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 439.848 ; gain = 150.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fibonacci 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'f_reg[0]' (FD) to 'f_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_reg[1]' (FD) to 'f_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_reg[2]' (FD) to 'f_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_reg[3]' (FD) to 'f_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_reg[4]' (FD) to 'f_reg[5]'
INFO: [Synth 8-3886] merging instance 'f_reg[5]' (FD) to 'f_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_reg[6] )
WARNING: [Synth 8-3332] Sequential element (cs_reg[1]) is unused and will be removed from module fibonacci.
WARNING: [Synth 8-3332] Sequential element (cs_reg[0]) is unused and will be removed from module fibonacci.
WARNING: [Synth 8-3332] Sequential element (cs_reg[1]__0) is unused and will be removed from module fibonacci.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cs_reg[1]__0/Q' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
WARNING: [Synth 8-3332] Sequential element (cs_reg[0]__0) is unused and will be removed from module fibonacci.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cs_reg[0]__0/Q' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.srcs/sources_1/new/fibonacci.v:35]
WARNING: [Synth 8-3332] Sequential element (f_reg[6]) is unused and will be removed from module fibonacci.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 580.227 ; gain = 290.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 580.227 ; gain = 290.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 588.910 ; gain = 299.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 699.414 ; gain = 422.621
INFO: [Common 17-1381] The checkpoint 'D:/ISE/vivado/OExp01-seq_moore/OExp01-seq_moore.runs/synth_1/fibonacci.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fibonacci_utilization_synth.rpt -pb fibonacci_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 699.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  8 09:12:44 2021...
