// Seed: 1073870463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
program module_1 #(
    parameter id_1 = 32'd28,
    parameter id_7 = 32'd71
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic id_8;
  wire [id_7 : -1] id_9 = id_2;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_9,
      id_2,
      id_8,
      id_2
  );
  logic [-1 : -1 'b0 <->  id_1] id_10;
endprogram
