INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.sim/sim_1/impl/func/xsim/test_bench_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_2
INFO: [VRFC 10-311] analyzing module adder_3
INFO: [VRFC 10-311] analyzing module adder_6
INFO: [VRFC 10-311] analyzing module addition_normaliser
INFO: [VRFC 10-311] analyzing module addition_normaliser_13
INFO: [VRFC 10-311] analyzing module addition_normaliser_14
INFO: [VRFC 10-311] analyzing module addition_normaliser_17
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-311] analyzing module multiplication_normaliser
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_10
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_11
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_12
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_15
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_16
INFO: [VRFC 10-311] analyzing module multiplication_normaliser_9
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_0
INFO: [VRFC 10-311] analyzing module multiplier_1
INFO: [VRFC 10-311] analyzing module multiplier_4
INFO: [VRFC 10-311] analyzing module multiplier_5
INFO: [VRFC 10-311] analyzing module multiplier_7
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-311] analyzing module reciprocal
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sources_1/new/main_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/groupProject/groupProjectAssignment/groupProjectAssignment.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
