{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_int_ten " "LATCH primitive \"data_body_temp_int_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 620 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1560046404609 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1311 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1560046407146 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 0 1560046407146 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 0 1560046407146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1560046407238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex " "Parameter \"INIT_FILE\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1560046407238 ""}  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1560046407238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnj3 " "Found entity 1: altsyncram_nnj3" {  } { { "db/altsyncram_nnj3.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nnj3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1560046407315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1560046407315 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_system_RAM.hex 640 10 " "Width of data items in \"qsys_system_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_system_RAM.hex " "Data at line (2) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_system_RAM.hex " "Data at line (3) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_system_RAM.hex " "Data at line (4) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_system_RAM.hex " "Data at line (5) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_system_RAM.hex " "Data at line (6) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_system_RAM.hex " "Data at line (7) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_system_RAM.hex " "Data at line (8) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_system_RAM.hex " "Data at line (9) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_system_RAM.hex " "Data at line (10) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_system_RAM.hex " "Data at line (11) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 0 1560046407341 ""}  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 0 1560046407341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1560046407665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1560046407665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1560046407718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1560046407718 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1560046408386 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PC2FPGA_UART_Test:bt_inst\|txd_data\[6\] PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Duplicate LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[6\]\" merged with LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[1\]\"" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PC2FPGA_UART_Test:bt_inst\|txd_data\[4\] PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Duplicate LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[4\]\" merged with LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[1\]\"" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PC2FPGA_UART_Test:bt_inst\|txd_data\[3\] PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Duplicate LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[3\]\" merged with LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[1\]\"" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[5\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[5\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|slave_high\[5\] sensor:sensor\|slave_high\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|slave_high\[5\]\" merged with LATCH primitive \"sensor:sensor\|slave_high\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[6\] sensor:sensor\|memory_w\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[6\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[5\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[5\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[4\] sensor:sensor\|memory_w\[4\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[4\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[4\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[1\] sensor:sensor\|memory_w\[1\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[1\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[1\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1560046408698 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1560046408698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_one " "Latch data_hum_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 753 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_ten " "Latch data_hum_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 746 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_one " "Latch data_temp_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 739 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_ten " "Latch data_temp_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 732 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_one " "Latch data_oxy_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 725 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_ten " "Latch data_oxy_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_one " "Latch data_harmful_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408709 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_ten " "Latch data_harmful_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 704 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_one " "Latch data_natural_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 697 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_ten " "Latch data_natural_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 690 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_one " "Latch data_liquefied_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 683 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_ten " "Latch data_liquefied_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 676 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_one " "Latch data_h2_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 669 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_ten " "Latch data_h2_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 662 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_one " "Latch data_heart_rate_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_ten " "Latch data_heart_rate_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_hun " "Latch data_heart_rate_hun has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408710 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_dec_ten " "Latch data_body_temp_dec_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408711 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 634 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_int_one " "Latch data_body_temp_int_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|dout\[297\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|dout\[297\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408711 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 627 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408711 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[13\] " "Latch rdaddress_chinese\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[0\] " "Latch rdaddress_chinese\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[1\] " "Latch rdaddress_chinese\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[2\] " "Latch rdaddress_chinese\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[3\] " "Latch rdaddress_chinese\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[4\] " "Latch rdaddress_chinese\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[5\] " "Latch rdaddress_chinese\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[6\] " "Latch rdaddress_chinese\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408712 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[7\] " "Latch rdaddress_chinese\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[8\] " "Latch rdaddress_chinese\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[9\] " "Latch rdaddress_chinese\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[10\] " "Latch rdaddress_chinese\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[11\] " "Latch rdaddress_chinese\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[12\] " "Latch rdaddress_chinese\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 538 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.10_5387 " "Latch sensor:sensor\|key_data.10_5387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.01_5395 " "Latch sensor:sensor\|key_data.01_5395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408713 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[7\] " "Latch sensor:sensor\|slave_high\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[7\] " "Latch sensor:sensor\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[7\] " "Latch Oxygen:Oxygen\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[6\] " "Latch sensor:sensor\|word_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[6\] " "Latch sensor:sensor\|slave_high\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[4\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[4\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[6\] " "Latch sensor:sensor\|memory_w\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[5\] " "Latch sensor:sensor\|word_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[5\] " "Latch sensor:sensor\|memory_w\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[4\] " "Latch sensor:sensor\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[4\] " "Latch sensor:sensor\|slave_high\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[4\] " "Latch sensor:sensor\|memory_w\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[4\] " "Latch Oxygen:Oxygen\|slave_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408714 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[4\] " "Latch Oxygen:Oxygen\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[3\] " "Latch sensor:sensor\|slave_high\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[3\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[3\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[3\] " "Latch sensor:sensor\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[3\] " "Latch Oxygen:Oxygen\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[2\] " "Latch sensor:sensor\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[2\] " "Latch sensor:sensor\|slave_high\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[2\] " "Latch Oxygen:Oxygen\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[1\] " "Latch sensor:sensor\|slave_high\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[1\] " "Latch sensor:sensor\|memory_w\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[1\] " "Latch sensor:sensor\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[1\] " "Latch Oxygen:Oxygen\|slave_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[1\] " "Latch Oxygen:Oxygen\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408715 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[0\] " "Latch sensor:sensor\|slave_high\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[0\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408716 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[0\] " "Latch sensor:sensor\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408716 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[0\] " "Latch Oxygen:Oxygen\|slave_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408716 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[0\] " "Latch Oxygen:Oxygen\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1560046408716 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1560046408716 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 13 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 18 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 5 -1 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 333 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 164 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 310 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 19 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 9 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 10 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 352 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 445 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 398 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3500 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 32 2 0 } } { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 390 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2878 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3878 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2099 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 34 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 37 2 0 } } { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 19 -1 0 } } { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1560046408750 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1560046408751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_hum_ten " "LATCH primitive \"data_hum_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 746 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1560046413832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_temp_ten " "LATCH primitive \"data_temp_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 732 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1560046413832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_dec_ten " "LATCH primitive \"data_body_temp_dec_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 634 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1560046413832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_pwm GND " "Pin \"lcd_pwm\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|lcd_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_reset GND " "Pin \"lcd_reset\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|lcd_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_p GND " "Pin \"led_p\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|led_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl1 GND " "Pin \"cmos_ctl1\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|cmos_ctl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl2 GND " "Pin \"cmos_ctl2\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|cmos_ctl2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_en GND " "Pin \"sensor_en\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1560046416019 "|FAMS|sensor_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1560046416019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1560046416549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1560046432358 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add58~4 " "Logic cell \"Add58~4\"" {  } { { "FAMS.v" "Add58~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~4 " "Logic cell \"Add56~4\"" {  } { { "FAMS.v" "Add56~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~2 " "Logic cell \"Add42~2\"" {  } { { "FAMS.v" "Add42~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~4 " "Logic cell \"Add42~4\"" {  } { { "FAMS.v" "Add42~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~6 " "Logic cell \"Add42~6\"" {  } { { "FAMS.v" "Add42~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add40~6 " "Logic cell \"Add40~6\"" {  } { { "FAMS.v" "Add40~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 621 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~0 " "Logic cell \"Add34~0\"" {  } { { "FAMS.v" "Add34~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 560 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~0 " "Logic cell \"Add55~0\"" {  } { { "FAMS.v" "Add55~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~2 " "Logic cell \"Add55~2\"" {  } { { "FAMS.v" "Add55~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~4 " "Logic cell \"Add47~4\"" {  } { { "FAMS.v" "Add47~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~6 " "Logic cell \"Add47~6\"" {  } { { "FAMS.v" "Add47~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add54~6 " "Logic cell \"Add54~6\"" {  } { { "FAMS.v" "Add54~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add46~6 " "Logic cell \"Add46~6\"" {  } { { "FAMS.v" "Add46~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 663 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~4 " "Logic cell \"Add57~4\"" {  } { { "FAMS.v" "Add57~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~6 " "Logic cell \"Add57~6\"" {  } { { "FAMS.v" "Add57~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~0 " "Logic cell \"Add59~0\"" {  } { { "FAMS.v" "Add59~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~6 " "Logic cell \"Add59~6\"" {  } { { "FAMS.v" "Add59~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~4 " "Logic cell \"Add44~4\"" {  } { { "FAMS.v" "Add44~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~6 " "Logic cell \"Add44~6\"" {  } { { "FAMS.v" "Add44~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add43~6 " "Logic cell \"Add43~6\"" {  } { { "FAMS.v" "Add43~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~4 " "Logic cell \"Add53~4\"" {  } { { "FAMS.v" "Add53~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~6 " "Logic cell \"Add53~6\"" {  } { { "FAMS.v" "Add53~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add52~6 " "Logic cell \"Add52~6\"" {  } { { "FAMS.v" "Add52~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~0 " "Logic cell \"Add51~0\"" {  } { { "FAMS.v" "Add51~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~6 " "Logic cell \"Add51~6\"" {  } { { "FAMS.v" "Add51~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add50~6 " "Logic cell \"Add50~6\"" {  } { { "FAMS.v" "Add50~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~4 " "Logic cell \"Add49~4\"" {  } { { "FAMS.v" "Add49~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~6 " "Logic cell \"Add49~6\"" {  } { { "FAMS.v" "Add49~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~0 " "Logic cell \"Add41~0\"" {  } { { "FAMS.v" "Add41~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~2 " "Logic cell \"Add41~2\"" {  } { { "FAMS.v" "Add41~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add48~6 " "Logic cell \"Add48~6\"" {  } { { "FAMS.v" "Add48~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add45~6 " "Logic cell \"Add45~6\"" {  } { { "FAMS.v" "Add45~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1560046432412 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1560046432412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9335 " "Implemented 9335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1560046432477 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1560046432477 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1560046432477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8821 " "Implemented 8821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1560046432477 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1560046432477 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1560046432477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1560046432477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1560046432865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 10:13:52 2019 " "Processing ended: Sun Jun 09 10:13:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1560046432865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1560046432865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1560046432865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1560046432865 ""}
