Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  6 15:08:07 2020
| Host         : LAPTOP-UIMKI226 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7k160t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           78 |
| No           | No                    | Yes                    |             359 |          121 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |              68 |           29 |
| Yes          | No                    | Yes                    |             301 |          118 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal            |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG         | ps2_unit/temp_data[5]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[3]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[2]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[4]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[0]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[1]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[7]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/temp_data[6]_i_1_n_0        | FSM_unit/hard_reset                        |                1 |              1 |
|  clk_IBUF_BUFG         | ps2_unit/p_0_in                      | FSM_unit/hard_reset                        |                2 |              4 |
|  clk_IBUF_BUFG         |                                      | vga_unit/h_count_reg_reg[6]_3              |                2 |              5 |
|  div_BUFG[0]           | audio_unit/counter_octave[7]_i_1_n_0 |                                            |                5 |              8 |
|  clk_IBUF_BUFG         | ps2_unit/data[9]_i_1_n_0             | FSM_unit/hard_reset                        |                4 |             10 |
|  mask_top_unit/tick    |                                      | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                5 |             10 |
|  mask_top_unit/tick    | jojo_unit/E[0]                       | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                3 |             10 |
|  clk_IBUF_BUFG         | vga_unit/E[0]                        | FSM_unit/hard_reset                        |                6 |             10 |
|  mask_bottom_unit/tick |                                      | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                4 |             10 |
|  clk_IBUF_BUFG         | jojo_unit/jojo_x[9]_i_1_n_0          | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                4 |             10 |
|  clk_IBUF_BUFG         | jojo_unit/jojo_y[9]_i_1_n_0          | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                4 |             10 |
|  mask_bottom_unit/tick | jojo_unit/jojo_y_reg[9]_2[0]         | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                3 |             10 |
|  clk_IBUF_BUFG         | vga_unit/v_count_reg0                | FSM_unit/hard_reset                        |                6 |             10 |
|  vga_unit/E[0]         |                                      | vga_unit/SR[0]                             |                5 |             12 |
|  clk_IBUF_BUFG         | bubble_unit/score0                   | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                4 |             14 |
|  clk_IBUF_BUFG         | jojo_unit/start_reg_y[19]_i_1_n_0    | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                7 |             15 |
|  clk_IBUF_BUFG         | jojo_unit/x_start_reg[19]_i_1_n_0    | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |               13 |             17 |
|  mask_crazy_unit/tick  |                                      | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                9 |             20 |
|  clk_IBUF_BUFG         | jojo_unit/jump_t_reg[19]_i_1_n_0     | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                6 |             20 |
|  clk_IBUF_BUFG         | jojo_unit/x_time_reg[19]_i_1_n_0     | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                6 |             20 |
|  clk_IBUF_BUFG         | bubble_unit/state_reg_0[0]           | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                7 |             20 |
|  clk_IBUF_BUFG         | jojo_unit/walk_t_reg[24]_i_1_n_0     | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |               11 |             25 |
|  clk_IBUF_BUFG         | jojo_unit/higher_up_reg[25]_i_1_n_0  | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |               11 |             26 |
|  clk_IBUF_BUFG         | FSM_unit/timeout_next                | FSM_unit/hard_reset                        |                7 |             28 |
|  clk_IBUF_BUFG         | led_unit/binary2bcd/bcd_0_next       | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |                6 |             34 |
|  div_BUFG[0]           |                                      |                                            |               12 |             40 |
|  clk_IBUF_BUFG         |                                      | FSM_unit/hard_reset                        |               17 |             43 |
|  clk_IBUF_BUFG         | FSM_unit/E[0]                        |                                            |               24 |             60 |
|  clk_IBUF_BUFG         |                                      |                                            |               66 |            130 |
|  clk_IBUF_BUFG         |                                      | FSM_unit/FSM_sequential_gamestate_reg[0]_0 |               86 |            276 |
+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+


