// Seed: 1422491652
module module_0 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    input uwire id_4#(
        .id_12(1),
        .id_13("")
    ),
    input tri0 id_5,
    output tri id_6,
    input wor id_7,
    output tri0 id_8,
    output supply1 id_9,
    output tri1 id_10
);
  initial #1 id_8 = "" && {id_0{(1)}};
  wire id_14;
  uwire id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25 = 1, id_26;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
