library IEEE;
use IEEE.std_logic_1164.all;

entity s-MIPS is port
(
	RST		: in std_logic;
);
end s-MIPS;

architecture behavior of s-MIPS is
begin
	process(RST, PC_in)
	begin
		if (RST'event and RST='1')then
			PC_out <= 0;
		else
			PC_out <= PC_in;
		end if;
	end process;
end behavior;
