

================================================================
== Vivado HLS Report for 'subconv_1x1_8p'
================================================================
* Date:           Tue Dec 11 23:53:05 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6551233|  6551233|  6551233|  6551233|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6551232|  6551232|     68242|          -|          -|    96|    no    |
        | + Loop 1.1          |    68240|    68240|      8530|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |     8528|     8528|      1066|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |     1056|     1056|        11|          -|          -|    96|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     356|    217|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     316|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1086|   1340|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U74  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U76  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U75  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |ci_1_fu_288_p2           |     +    |      0|  26|  12|           7|           1|
    |co_7_fu_174_p2           |     +    |      0|  26|  12|           7|           1|
    |h_7_fu_233_p2            |     +    |      0|  17|   9|           4|           1|
    |tmp_92_fu_243_p2         |     +    |      0|  38|  16|          11|          11|
    |tmp_93_fu_272_p2         |     +    |      0|  47|  19|          14|          14|
    |tmp_94_fu_298_p2         |     +    |      0|  50|  20|          15|          15|
    |tmp_96_fu_320_p2         |     +    |      0|  38|  16|          11|          11|
    |tmp_97_fu_333_p2         |     +    |      0|  47|  19|          14|          14|
    |w_7_fu_262_p2            |     +    |      0|  17|   9|           4|           1|
    |tmp_90_fu_209_p2         |     -    |      0|  50|  20|          15|          15|
    |tmp_5_fu_378_p2          |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_256_p2      |   icmp   |      0|   0|   2|           4|           5|
    |exitcond2_fu_227_p2      |   icmp   |      0|   0|   2|           4|           5|
    |exitcond3_fu_168_p2      |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_282_p2       |   icmp   |      0|   0|   4|           7|           7|
    |notlhs_fu_360_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_366_p2         |   icmp   |      0|   0|  13|          23|           1|
    |tmp_3_fu_372_p2          |    or    |      0|   0|   2|           1|           1|
    |ShuffleConvs_2_Downs_d0  |  select  |      0|   0|  32|           1|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 356| 217|         158|         145|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_143     |    9|          2|    7|         14|
    |co_reg_98      |    9|          2|    7|         14|
    |grp_fu_154_p1  |   15|          3|   32|         96|
    |h_reg_109      |    9|          2|    4|          8|
    |sum_reg_131    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   87|        228|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ShuffleConvs_2_Downs_reg_445    |  13|   0|   13|          0|
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |bias_addr_reg_409               |   7|   0|    7|          0|
    |bias_load_reg_488               |  32|   0|   32|          0|
    |ci_1_reg_453                    |   7|   0|    7|          0|
    |ci_reg_143                      |   7|   0|    7|          0|
    |co_7_reg_394                    |   7|   0|    7|          0|
    |co_reg_98                       |   7|   0|    7|          0|
    |h_7_reg_417                     |   4|   0|    4|          0|
    |h_reg_109                       |   4|   0|    4|          0|
    |result_reg_493                  |  32|   0|   32|          0|
    |shuffleunit1_7_outpu_1_reg_473  |  32|   0|   32|          0|
    |sum_reg_131                     |  32|   0|   32|          0|
    |tmp_126_cast_reg_404            |   7|   0|   11|          4|
    |tmp_129_cast_reg_427            |  11|   0|   14|          3|
    |tmp_4_reg_500                   |   1|   0|    1|          0|
    |tmp_79_cast_reg_440             |   4|   0|   14|         10|
    |tmp_81_reg_478                  |  32|   0|   32|          0|
    |tmp_90_reg_399                  |  10|   0|   15|          5|
    |tmp_cast_reg_422                |   4|   0|   11|          7|
    |w_7_reg_435                     |   4|   0|    4|          0|
    |w_reg_120                       |   4|   0|    4|          0|
    |weight_load_reg_468             |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 316|   0|  345|         29|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|weight_address0                | out |   14|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|shuffleunit1_7_outpu_address0  | out |   13|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_ce0       | out |    1|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_q0        |  in |   32|  ap_memory | shuffleunit1_7_outpu |     array    |
|ShuffleConvs_2_Downs_address0  | out |   13|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_we0       | out |    1|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_d0        | out |   32|  ap_memory | ShuffleConvs_2_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:429
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_7, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:429
.loopexit:1  %exitcond3 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_7 (10)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:429
.loopexit:3  %co_7 = add i7 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:429
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
.preheader5.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:429
.preheader5.preheader:1  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %co, i7 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:429
.preheader5.preheader:2  %p_shl_cast = zext i14 %tmp_s to i15

ST_2: tmp_89 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:429
.preheader5.preheader:3  %tmp_89 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %co, i5 0)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
.preheader5.preheader:4  %p_shl1_cast = zext i12 %tmp_89 to i15

ST_2: tmp_90 (18)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:434
.preheader5.preheader:5  %tmp_90 = sub i15 %p_shl_cast, %p_shl1_cast

ST_2: tmp_91 (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:429
.preheader5.preheader:6  %tmp_91 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: tmp_126_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436
.preheader5.preheader:7  %tmp_126_cast = zext i10 %tmp_91 to i11

ST_2: bias_addr (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436
.preheader5.preheader:8  %bias_addr = getelementptr [96 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_39 (22)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:430
.preheader5.preheader:9  br label %.preheader5

ST_2: StgValue_40 (89)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:441
:0  ret void


 <State 3>: 3.10ns
ST_3: h (24)  [1/1] 0.00ns
.preheader5:0  %h = phi i4 [ 0, %.preheader5.preheader ], [ %h_7, %.preheader5.loopexit ]

ST_3: exitcond2 (25)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:430
.preheader5:1  %exitcond2 = icmp eq i4 %h, -8

ST_3: empty_44 (26)  [1/1] 0.00ns
.preheader5:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: h_7 (27)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:430
.preheader5:3  %h_7 = add i4 %h, 1

ST_3: StgValue_45 (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:430
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:437
.preheader4.preheader:0  %tmp_cast = zext i4 %h to i11

ST_3: tmp_92 (31)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:437
.preheader4.preheader:1  %tmp_92 = add i11 %tmp_cast, %tmp_126_cast

ST_3: tmp_129_cast (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:431
.preheader4.preheader:2  %tmp_129_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_92, i3 0)

ST_3: StgValue_49 (33)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:431
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_50 (87)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (35)  [1/1] 0.00ns
.preheader4:0  %w = phi i4 [ %w_7, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (36)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:431
.preheader4:1  %exitcond1 = icmp eq i4 %w, -8

ST_4: empty_45 (37)  [1/1] 0.00ns
.preheader4:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: w_7 (38)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:431
.preheader4:3  %w_7 = add i4 %w, 1

ST_4: StgValue_55 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:431
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_79_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:437
.preheader.preheader:0  %tmp_79_cast = zext i4 %w to i14

ST_4: tmp_93 (42)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:437
.preheader.preheader:1  %tmp_93 = add i14 %tmp_129_cast, %tmp_79_cast

ST_4: tmp_130_cast (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:437
.preheader.preheader:2  %tmp_130_cast = zext i14 %tmp_93 to i64

ST_4: ShuffleConvs_2_Downs (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:437
.preheader.preheader:3  %ShuffleConvs_2_Downs = getelementptr [6144 x float]* @ShuffleConvs_2_Downs, i64 0, i64 %tmp_130_cast

ST_4: StgValue_60 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:433
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_61 (85)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.92ns
ST_5: sum (47)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_8, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (48)  [1/1] 0.00ns
.preheader:1  %ci = phi i7 [ %ci_1, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (49)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:433
.preheader:2  %exitcond = icmp eq i7 %ci, -32

ST_5: empty_46 (50)  [1/1] 0.00ns
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_5: ci_1 (51)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:433
.preheader:4  %ci_1 = add i7 %ci, 1

ST_5: StgValue_67 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:433
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_80_cast (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:0  %tmp_80_cast = zext i7 %ci to i15

ST_5: tmp_94 (55)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:434
:1  %tmp_94 = add i15 %tmp_80_cast, %tmp_90

ST_5: tmp_131_cast (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:2  %tmp_131_cast = sext i15 %tmp_94 to i64

ST_5: weight_addr (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:3  %weight_addr = getelementptr [9216 x float]* %weight, i64 0, i64 %tmp_131_cast

ST_5: tmp_95 (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:433
:4  %tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

ST_5: tmp_133_cast (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:5  %tmp_133_cast = zext i10 %tmp_95 to i11

ST_5: tmp_96 (60)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:434
:6  %tmp_96 = add i11 %tmp_cast, %tmp_133_cast

ST_5: tmp_136_cast (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:7  %tmp_136_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_96, i3 0)

ST_5: tmp_97 (62)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:434
:8  %tmp_97 = add i14 %tmp_79_cast, %tmp_136_cast

ST_5: tmp_137_cast (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:9  %tmp_137_cast = zext i14 %tmp_97 to i64

ST_5: shuffleunit1_7_outpu (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:434
:10  %shuffleunit1_7_outpu = getelementptr [6144 x float]* @shuffleunit1_7_outpu, i64 0, i64 %tmp_137_cast

ST_5: weight_load (65)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:434
:11  %weight_load = load float* %weight_addr, align 4

ST_5: shuffleunit1_7_outpu_1 (66)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:434
:12  %shuffleunit1_7_outpu_1 = load float* %shuffleunit1_7_outpu, align 4

ST_5: bias_load (71)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:436
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (65)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:434
:11  %weight_load = load float* %weight_addr, align 4

ST_6: shuffleunit1_7_outpu_1 (66)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:434
:12  %shuffleunit1_7_outpu_1 = load float* %shuffleunit1_7_outpu, align 4


 <State 7>: 5.70ns
ST_7: tmp_81 (67)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:434
:13  %tmp_81 = fmul float %weight_load, %shuffleunit1_7_outpu_1


 <State 8>: 5.70ns
ST_8: tmp_81 (67)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:434
:13  %tmp_81 = fmul float %weight_load, %shuffleunit1_7_outpu_1


 <State 9>: 5.70ns
ST_9: tmp_81 (67)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:434
:13  %tmp_81 = fmul float %weight_load, %shuffleunit1_7_outpu_1


 <State 10>: 5.70ns
ST_10: tmp_81 (67)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:434
:13  %tmp_81 = fmul float %weight_load, %shuffleunit1_7_outpu_1


 <State 11>: 7.26ns
ST_11: sum_8 (68)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:434
:14  %sum_8 = fadd float %sum, %tmp_81


 <State 12>: 7.26ns
ST_12: sum_8 (68)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:434
:14  %sum_8 = fadd float %sum, %tmp_81


 <State 13>: 7.26ns
ST_13: sum_8 (68)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:434
:14  %sum_8 = fadd float %sum, %tmp_81


 <State 14>: 7.26ns
ST_14: sum_8 (68)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:434
:14  %sum_8 = fadd float %sum, %tmp_81


 <State 15>: 7.26ns
ST_15: sum_8 (68)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:434
:14  %sum_8 = fadd float %sum, %tmp_81

ST_15: StgValue_93 (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:433
:15  br label %.preheader


 <State 16>: 3.25ns
ST_16: bias_load (71)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:436
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (72)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:436
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (72)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:436
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (72)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:436
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (72)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:436
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (72)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:436
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_4 (79)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:437
:8  %tmp_4 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_1 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436
:3  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_88 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436
:4  %tmp_88 = trunc i32 %result_to_int to i23

ST_23: notlhs (76)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:436
:5  %notlhs = icmp ne i8 %tmp_1, -1

ST_23: notrhs (77)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:436
:6  %notrhs = icmp eq i23 %tmp_88, 0

ST_23: tmp_3 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:436 (grouped into LUT with out node result_1)
:7  %tmp_3 = or i1 %notrhs, %notlhs

ST_23: tmp_5 (80)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:437 (grouped into LUT with out node result_1)
:9  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_23: result_1 (81)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:437 (out node of the LUT)
:10  %result_1 = select i1 %tmp_5, float %result, float 0.000000e+00

ST_23: StgValue_109 (82)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:437
:11  store float %result_1, float* %ShuffleConvs_2_Downs, align 4

ST_23: StgValue_110 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:431
:12  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shuffleunit1_7_outpu]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24            (br               ) [ 011111111111111111111111]
co                     (phi              ) [ 001000000000000000000000]
exitcond3              (icmp             ) [ 001111111111111111111111]
empty                  (speclooptripcount) [ 000000000000000000000000]
co_7                   (add              ) [ 011111111111111111111111]
StgValue_29            (br               ) [ 000000000000000000000000]
tmp                    (zext             ) [ 000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000]
tmp_89                 (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000]
tmp_90                 (sub              ) [ 000111111111111111111111]
tmp_91                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_126_cast           (zext             ) [ 000111111111111111111111]
bias_addr              (getelementptr    ) [ 000111111111111111111111]
StgValue_39            (br               ) [ 001111111111111111111111]
StgValue_40            (ret              ) [ 000000000000000000000000]
h                      (phi              ) [ 000100000000000000000000]
exitcond2              (icmp             ) [ 001111111111111111111111]
empty_44               (speclooptripcount) [ 000000000000000000000000]
h_7                    (add              ) [ 001111111111111111111111]
StgValue_45            (br               ) [ 000000000000000000000000]
tmp_cast               (zext             ) [ 000011111111111111111111]
tmp_92                 (add              ) [ 000000000000000000000000]
tmp_129_cast           (bitconcatenate   ) [ 000011111111111111111111]
StgValue_49            (br               ) [ 001111111111111111111111]
StgValue_50            (br               ) [ 011111111111111111111111]
w                      (phi              ) [ 000010000000000000000000]
exitcond1              (icmp             ) [ 001111111111111111111111]
empty_45               (speclooptripcount) [ 000000000000000000000000]
w_7                    (add              ) [ 001111111111111111111111]
StgValue_55            (br               ) [ 000000000000000000000000]
tmp_79_cast            (zext             ) [ 000001111111111100000000]
tmp_93                 (add              ) [ 000000000000000000000000]
tmp_130_cast           (zext             ) [ 000000000000000000000000]
ShuffleConvs_2_Downs   (getelementptr    ) [ 000001111111111111111111]
StgValue_60            (br               ) [ 001111111111111111111111]
StgValue_61            (br               ) [ 001111111111111111111111]
sum                    (phi              ) [ 000001111111111111111100]
ci                     (phi              ) [ 000001000000000000000000]
exitcond               (icmp             ) [ 001111111111111111111111]
empty_46               (speclooptripcount) [ 000000000000000000000000]
ci_1                   (add              ) [ 001111111111111111111111]
StgValue_67            (br               ) [ 000000000000000000000000]
tmp_80_cast            (zext             ) [ 000000000000000000000000]
tmp_94                 (add              ) [ 000000000000000000000000]
tmp_131_cast           (sext             ) [ 000000000000000000000000]
weight_addr            (getelementptr    ) [ 000000100000000000000000]
tmp_95                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_133_cast           (zext             ) [ 000000000000000000000000]
tmp_96                 (add              ) [ 000000000000000000000000]
tmp_136_cast           (bitconcatenate   ) [ 000000000000000000000000]
tmp_97                 (add              ) [ 000000000000000000000000]
tmp_137_cast           (zext             ) [ 000000000000000000000000]
shuffleunit1_7_outpu   (getelementptr    ) [ 000000100000000000000000]
weight_load            (load             ) [ 000000011110000000000000]
shuffleunit1_7_outpu_1 (load             ) [ 000000011110000000000000]
tmp_81                 (fmul             ) [ 000000000001111100000000]
sum_8                  (fadd             ) [ 001111111111111111111111]
StgValue_93            (br               ) [ 001111111111111111111111]
bias_load              (load             ) [ 000000000000000001111100]
result                 (fadd             ) [ 000000000000000000000011]
tmp_4                  (fcmp             ) [ 000000000000000000000001]
result_to_int          (bitcast          ) [ 000000000000000000000000]
tmp_1                  (partselect       ) [ 000000000000000000000000]
tmp_88                 (trunc            ) [ 000000000000000000000000]
notlhs                 (icmp             ) [ 000000000000000000000000]
notrhs                 (icmp             ) [ 000000000000000000000000]
tmp_3                  (or               ) [ 000000000000000000000000]
tmp_5                  (and              ) [ 000000000000000000000000]
result_1               (select           ) [ 000000000000000000000000]
StgValue_109           (store            ) [ 000000000000000000000000]
StgValue_110           (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shuffleunit1_7_outpu">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffleunit1_7_outpu"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_2_Downs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="ShuffleConvs_2_Downs_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="14" slack="0"/>
<pin id="63" dir="1" index="3" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="weight_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="15" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="shuffleunit1_7_outpu_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="14" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shuffleunit1_7_outpu/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shuffleunit1_7_outpu_1/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="3"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_109_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="9"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/23 "/>
</bind>
</comp>

<comp id="98" class="1005" name="co_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="1"/>
<pin id="100" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="co_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="h_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="h_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="w_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="sum_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="sum_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="ci_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="ci_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_8/11 result/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_81/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="co_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="0"/>
<pin id="195" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_89_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="7" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl1_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_90_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_91_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_126_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="h_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_7/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_92_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="1"/>
<pin id="246" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_129_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_129_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="w_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_7/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_79_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_93_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="1"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_130_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_130_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ci_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_1/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_80_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_94_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="15" slack="3"/>
<pin id="301" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_131_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_131_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_95_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_133_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_133_cast/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_96_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="2"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_136_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="0" index="1" bw="11" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_136_cast/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_97_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="0" index="1" bw="14" slack="0"/>
<pin id="336" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_137_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_137_cast/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="result_to_int_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/23 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_88_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/23 "/>
</bind>
</comp>

<comp id="360" class="1004" name="notlhs_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="366" class="1004" name="notrhs_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="23" slack="0"/>
<pin id="368" dir="0" index="1" bw="23" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/23 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="383" class="1004" name="result_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="2"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/23 "/>
</bind>
</comp>

<comp id="394" class="1005" name="co_7_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_7 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_90_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="3"/>
<pin id="401" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_126_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="1"/>
<pin id="406" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="bias_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="3"/>
<pin id="411" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="h_7_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_7 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_cast_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="2"/>
<pin id="424" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_129_cast_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="1"/>
<pin id="429" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129_cast "/>
</bind>
</comp>

<comp id="435" class="1005" name="w_7_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_7 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_79_cast_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="1"/>
<pin id="442" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="445" class="1005" name="ShuffleConvs_2_Downs_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="9"/>
<pin id="447" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs "/>
</bind>
</comp>

<comp id="453" class="1005" name="ci_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ci_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="weight_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="1"/>
<pin id="460" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="shuffleunit1_7_outpu_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="1"/>
<pin id="465" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit1_7_outpu "/>
</bind>
</comp>

<comp id="468" class="1005" name="weight_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="shuffleunit1_7_outpu_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shuffleunit1_7_outpu_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_81_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sum_8_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_8 "/>
</bind>
</comp>

<comp id="488" class="1005" name="bias_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="result_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_4_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="131" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="102" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="102" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="102" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="102" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="102" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="102" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="113" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="113" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="113" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="124" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="124" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="124" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="286"><net_src comp="147" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="147" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="147" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="147" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="343" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="346" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="356" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="397"><net_src comp="174" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="402"><net_src comp="209" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="407"><net_src comp="223" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="412"><net_src comp="52" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="420"><net_src comp="233" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="425"><net_src comp="239" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="430"><net_src comp="248" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="438"><net_src comp="262" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="443"><net_src comp="268" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="448"><net_src comp="59" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="456"><net_src comp="288" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="461"><net_src comp="66" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="466"><net_src comp="73" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="471"><net_src comp="80" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="476"><net_src comp="85" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="481"><net_src comp="159" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="486"><net_src comp="154" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="491"><net_src comp="90" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="496"><net_src comp="154" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="503"><net_src comp="163" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="378" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight | {}
	Port: bias | {}
	Port: shuffleunit1_7_outpu | {}
	Port: ShuffleConvs_2_Downs | {23 }
 - Input state : 
	Port: subconv_1x1_8p : weight | {5 6 }
	Port: subconv_1x1_8p : bias | {5 16 }
	Port: subconv_1x1_8p : shuffleunit1_7_outpu | {5 6 }
	Port: subconv_1x1_8p : ShuffleConvs_2_Downs | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_7 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_89 : 1
		p_shl1_cast : 2
		tmp_90 : 3
		tmp_91 : 1
		tmp_126_cast : 2
		bias_addr : 2
	State 3
		exitcond2 : 1
		h_7 : 1
		StgValue_45 : 2
		tmp_cast : 1
		tmp_92 : 2
		tmp_129_cast : 3
	State 4
		exitcond1 : 1
		w_7 : 1
		StgValue_55 : 2
		tmp_79_cast : 1
		tmp_93 : 2
		tmp_130_cast : 3
		ShuffleConvs_2_Downs : 4
	State 5
		exitcond : 1
		ci_1 : 1
		StgValue_67 : 2
		tmp_80_cast : 1
		tmp_94 : 2
		tmp_131_cast : 3
		weight_addr : 4
		tmp_95 : 1
		tmp_133_cast : 2
		tmp_96 : 3
		tmp_136_cast : 4
		tmp_97 : 5
		tmp_137_cast : 6
		shuffleunit1_7_outpu : 7
		weight_load : 5
		shuffleunit1_7_outpu_1 : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_1 : 1
		tmp_88 : 1
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		result_1 : 3
		StgValue_109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_154     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_159     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_7_fu_174     |    0    |    26   |    12   |
|          |      h_7_fu_233     |    0    |    17   |    9    |
|          |    tmp_92_fu_243    |    0    |    35   |    15   |
|          |      w_7_fu_262     |    0    |    17   |    9    |
|    add   |    tmp_93_fu_272    |    0    |    47   |    19   |
|          |     ci_1_fu_288     |    0    |    26   |    12   |
|          |    tmp_94_fu_298    |    0    |    50   |    20   |
|          |    tmp_96_fu_320    |    0    |    35   |    15   |
|          |    tmp_97_fu_333    |    0    |    47   |    19   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_163    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_90_fu_209    |    0    |    47   |    19   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_1_fu_383   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_168  |    0    |    0    |    4    |
|          |   exitcond2_fu_227  |    0    |    0    |    2    |
|   icmp   |   exitcond1_fu_256  |    0    |    0    |    2    |
|          |   exitcond_fu_282   |    0    |    0    |    4    |
|          |    notlhs_fu_360    |    0    |    0    |    4    |
|          |    notrhs_fu_366    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |     tmp_3_fu_372    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |     tmp_5_fu_378    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_180     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_193  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_205 |    0    |    0    |    0    |
|          | tmp_126_cast_fu_223 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_239   |    0    |    0    |    0    |
|          |  tmp_79_cast_fu_268 |    0    |    0    |    0    |
|          | tmp_130_cast_fu_277 |    0    |    0    |    0    |
|          |  tmp_80_cast_fu_294 |    0    |    0    |    0    |
|          | tmp_133_cast_fu_316 |    0    |    0    |    0    |
|          | tmp_137_cast_fu_338 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_185    |    0    |    0    |    0    |
|          |    tmp_89_fu_197    |    0    |    0    |    0    |
|bitconcatenate|    tmp_91_fu_215    |    0    |    0    |    0    |
|          | tmp_129_cast_fu_248 |    0    |    0    |    0    |
|          |    tmp_95_fu_308    |    0    |    0    |    0    |
|          | tmp_136_cast_fu_325 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_131_cast_fu_303 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_1_fu_346    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_88_fu_356    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   761   |   1164  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| ShuffleConvs_2_Downs_reg_445 |   13   |
|       bias_addr_reg_409      |    7   |
|       bias_load_reg_488      |   32   |
|         ci_1_reg_453         |    7   |
|          ci_reg_143          |    7   |
|         co_7_reg_394         |    7   |
|           co_reg_98          |    7   |
|          h_7_reg_417         |    4   |
|           h_reg_109          |    4   |
|        result_reg_493        |   32   |
|shuffleunit1_7_outpu_1_reg_473|   32   |
| shuffleunit1_7_outpu_reg_463 |   13   |
|         sum_8_reg_483        |   32   |
|          sum_reg_131         |   32   |
|     tmp_126_cast_reg_404     |   11   |
|     tmp_129_cast_reg_427     |   14   |
|         tmp_4_reg_500        |    1   |
|      tmp_79_cast_reg_440     |   14   |
|        tmp_81_reg_478        |   32   |
|        tmp_90_reg_399        |   15   |
|       tmp_cast_reg_422       |   11   |
|          w_7_reg_435         |    4   |
|           w_reg_120          |    4   |
|      weight_addr_reg_458     |   14   |
|      weight_load_reg_468     |   32   |
+------------------------------+--------+
|             Total            |   381  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_85 |  p0  |   2  |  13  |   26   ||    9    |
|    sum_reg_131   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_154    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   182  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   761  |  1164  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   381  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1142  |  1200  |
+-----------+--------+--------+--------+--------+
