
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360138000                       # Number of ticks simulated
final_tick                               2267563866500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              259076075                       # Simulator instruction rate (inst/s)
host_op_rate                                259067321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              501003987                       # Simulator tick rate (ticks/s)
host_mem_usage                                 820392                       # Number of bytes of host memory used
host_seconds                                     0.72                       # Real time elapsed on the host
sim_insts                                   186220179                       # Number of instructions simulated
sim_ops                                     186220179                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        87040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            742080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       171008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         171008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1360                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          533                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11595                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    304949769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    241685132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     94719247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     29144384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296419706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093625221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2060543458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    304949769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     94719247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296419706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       696088722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      474840200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           474840200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      474840200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    304949769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    241685132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     94719247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     29144384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296419706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093625221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2535383658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            405312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1869                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1090                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6279                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6279                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39629253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332139347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1954806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    193703525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2665645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555164965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1125435250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39629253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1954806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2665645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44249704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1115838928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1115838928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1115838928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39629253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332139347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1954806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    193703525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2665645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555164965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2241274178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.856251                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.281324                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.574927                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852112                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428344                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853771                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574573                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001122                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         231.026129                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   230.451910                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574219                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.450101                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.451223                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362980500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          363145000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         450.730680                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   450.156815                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.573865                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.879213                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.880333                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141488000     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.60% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154646500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62924000     75.72%     75.72% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20181500     24.28%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4902                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.328659                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67127                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4902                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.693798                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    23.846574                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.482085                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046575                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864223                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910798                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131602                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131602                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25798                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25798                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          505                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          505                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57133                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57133                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57133                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57133                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2866                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2866                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          102                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4992                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4992                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4992                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4992                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080354                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080354                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080354                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080354                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2994                       # number of writebacks
system.cpu04.dcache.writebacks::total            2994                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2448                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270135                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2448                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.349265                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.383328                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.616046                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948469                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344099                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344099                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168376                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168376                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168376                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168376                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168376                       # number of overall hits
system.cpu04.icache.overall_hits::total        168376                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2449                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2449                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2449                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2449                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2449                       # number of overall misses
system.cpu04.icache.overall_misses::total         2449                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170825                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170825                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170825                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170825                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014336                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014336                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2448                       # number of writebacks
system.cpu04.icache.writebacks::total            2448                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      791                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356240500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363295500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1947751000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8194500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1869                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.624580                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39802                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1869                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.295880                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.996444                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.628136                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126946                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702399                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829345                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81942                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81942                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2192                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2192                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2192                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2192                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu05.dcache.writebacks::total             814                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109548                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.384256                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.156052                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.843948                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383117                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616883                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286357                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286357                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141254                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141254                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141254                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141254                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141254                       # number of overall hits
system.cpu05.icache.overall_hits::total        141254                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142537                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142537                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142537                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142537                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009001                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009001                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558976000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568752000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1735708000     95.83%     95.83% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75510000      4.17%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12306                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.842002                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155646                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12306                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647977                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.579471                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.262532                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210116                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621607                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831723                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357252                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357252                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77202                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77202                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80089                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80089                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157291                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157291                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157291                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157291                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5624                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5624                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6860                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6860                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12484                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12484                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12484                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12484                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8100                       # number of writebacks
system.cpu06.dcache.writebacks::total            8100                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4454                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875896                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            348236                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4454                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.185002                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.417500                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.458396                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403159                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596598                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917866                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917866                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       452249                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        452249                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       452249                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         452249                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       452249                       # number of overall hits
system.cpu06.icache.overall_hits::total        452249                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4456                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4456                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4456                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4456                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4456                       # number of overall misses
system.cpu06.icache.overall_misses::total         4456                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456705                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456705                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456705                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456705                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009757                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009757                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4454                       # number of writebacks
system.cpu06.icache.writebacks::total            4454                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188736                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044433                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144303                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002235                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.475061                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.331026                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144035                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707678                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002234                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709912                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266903                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123222                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.143681                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091772                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948445                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143327                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002233                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855816                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.142973                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002232                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998659                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.856040                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142619                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777063                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.856263                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142265                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002231                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998398                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856487                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.141911                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786829                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002230                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362989500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131569                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.708080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.423489                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892008                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006687                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898694                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55489                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8812                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1949                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18508                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11910                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5068                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5319                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             317                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9396                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9396                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8188                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10320                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6527                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14552                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5893                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11796                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36821                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78791                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       506896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1323264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2872656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37595                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93086                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484498                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.280607                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73410     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10720     11.52%     90.38% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3146      3.38%     93.76% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1829      1.96%     95.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     770      0.83%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     535      0.57%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      52      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93086                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1374                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34867                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34835                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123238                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.839779                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33428     95.96%     95.96% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     885      2.54%     98.50% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      44      0.13%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34835                       # Request fanout histogram
system.l2cache0.tags.replacements               18834                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.724907                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21412                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18834                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.136880                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1727.480713                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.279086                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.472187                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.679241                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.599356                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.272411                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064295                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.629818                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010364                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003213                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.949478                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   338.710990                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   130.947716                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   149.108037                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   436.884428                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   761.633574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.421748                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000312                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000359                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000166                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004297                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009344                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000642                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097400                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082693                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.031970                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036403                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106661                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.185946                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978448                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4041                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1012                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2938                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425437                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425437                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11910                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11910                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5068                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5068                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          103                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            109                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          502                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             794                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          737                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4020                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          720                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2445                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4235                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1290                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          737                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          790                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2947                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9049                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1290                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          737                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          790                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2947                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9049                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1713                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6169                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8424                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1939                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          546                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1683                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4168                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1608                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          757                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3206                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5571                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1939                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3321                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          546                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1299                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1683                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9375                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18163                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1939                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3321                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          546                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1299                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1683                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9375                       # number of overall misses
system.l2cache0.overall_misses::total           18163                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11910                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11910                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1935                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6671                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9218                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2449                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4456                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8188                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2676                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9806                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2449                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4611                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4456                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12322                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27212                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2449                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4611                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4456                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12322                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27212                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.046296                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120968                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885271                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924749                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913864                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.509038                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600897                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.512525                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568122                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720234                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.621829                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.760834                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667463                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720234                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.621829                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.760834                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667463                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8961                       # number of writebacks
system.l2cache0.writebacks::total                8961                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3719.633277                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                    60                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                      30                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   619.258009                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           26                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  2005.857289                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1033.374988                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572394                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570579                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.151186                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.006348                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.489711                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.252289                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908114                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3717                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2993                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          720                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907471                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9749                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8961                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6339                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             133                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8597                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8419                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9749                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30235                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21804                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52091                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           41                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           57                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52148                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       919360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       816256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1735824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1736528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18710                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53510                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349580                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476842                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34804     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18706     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53510                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3081                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6279                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2053                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3387                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3081                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           41                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21523                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19558                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34809                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558735                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496545                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15360     44.13%     44.13% # Request fanout histogram
system.membus1.snoop_fanout::2                  19449     55.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34809                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9344                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.824712                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9344                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000642                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.243632                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.160386                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.645877                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.059044                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.799671                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.076618                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.839059                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.702727                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010024                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040367                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003690                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049979                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004789                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.177441                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       134061                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       134061                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          755                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          589                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3071                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1933                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1128                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6460                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1933                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1128                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6460                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1674                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3392                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3073                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1933                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1129                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3152                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6465                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1933                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1129                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3152                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6465                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.998805                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999116                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999349                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999114                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.998731                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999227                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999114                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.998731                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999227                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6285                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6285                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429562                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428593                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000945                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089287                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839348                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          194                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          194                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429562                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428593                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000945                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089287                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839348                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          194                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          194                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9337                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.825488                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9337                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000643                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.155111                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001123                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.157573                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.664805                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.045574                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.807354                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.071939                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.922008                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.697194                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009848                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041550                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.002848                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.050460                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004496                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.182625                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.989093                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133971                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133971                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1670                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3386                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          755                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          589                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1473                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3068                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1932                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1128                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3143                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6454                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1932                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1128                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3143                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6454                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3071                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1933                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1128                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6460                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1933                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1128                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998804                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999115                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997967                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999023                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999483                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.998412                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999071                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999483                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.998412                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999071                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6279                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6279                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534715727                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532392575.737682                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2323151.262317                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534715812                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532392660.694137                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2323151.305863                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534715897                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532392745.650591                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2323151.349409                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534715982                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532392830.607045                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2323151.392955                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34694                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8159                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28512                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4603                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63206                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12762                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43718                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43812                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308610                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170713                       # Number of instructions committed
system.switch_cpus04.committedOps              170713                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164889                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17826                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164889                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227411                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116833                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63470                       # number of memory refs
system.switch_cpus04.num_load_insts             34898                       # Number of load instructions
system.switch_cpus04.num_store_insts            28572                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235378.344588                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73231.655412                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237295                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762705                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23507                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2833      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99874     58.47%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35851     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28852     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170825                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25248                       # DTB read hits
system.switch_cpus05.dtb.read_misses              327                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39222                       # DTB hits
system.switch_cpus05.dtb.data_misses              365                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23185                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23310                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534716261                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142151                       # Number of instructions committed
system.switch_cpus05.committedOps              142151                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136802                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17899                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136802                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181285                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103648                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40331                       # number of memory refs
system.switch_cpus05.num_load_insts             26133                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636556916.529351                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898159344.470649                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198063                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801937                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21879                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2793      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91810     64.41%     66.37% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27180     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.50% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6408      4.50%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142537                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83643                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34097                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88169                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171812                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49614                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162056                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162208                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535127734                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            456222                       # Number of instructions committed
system.switch_cpus06.committedOps              456222                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       439224                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8675                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48500                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             439224                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       631089                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298260                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172938                       # number of memory refs
system.switch_cpus06.num_load_insts             84483                       # Number of load instructions
system.switch_cpus06.num_store_insts            88455                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658591073.939848                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876536660.060152                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634279                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365721                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60070                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9721      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260805     57.11%     59.23% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86730     18.99%     78.64% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88534     19.39%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456705                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534716237                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532393085.476408                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2323151.523592                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534716322                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532393170.432862                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2323151.567138                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534716407                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532393255.389317                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2323151.610684                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534716492                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532393340.345771                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2323151.654229                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534716577                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532393425.302225                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2323151.697775                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534716662                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532393510.258678                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2323151.741321                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534716747                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532393595.215133                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2323151.784867                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534716832                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532393680.171587                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2323151.828413                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534717007                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531827232.662894                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2889774.337106                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000637                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999363                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3081                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6285                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2399                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3432                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3081                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21789                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21789                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           59                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21848                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815680                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815680                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28923                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44157                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652445                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476199                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15347     34.76%     34.76% # Request fanout histogram
system.system_bus.snoop_fanout::2               28810     65.24%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44157                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002125                       # Number of seconds simulated
sim_ticks                                  2124955000                       # Number of ticks simulated
final_tick                               2270050528000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               52940990                       # Simulator instruction rate (inst/s)
host_op_rate                                 52940638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              589102755                       # Simulator tick rate (ticks/s)
host_mem_usage                                 855528                       # Number of bytes of host memory used
host_seconds                                     3.61                       # Real time elapsed on the host
sim_insts                                   190961213                       # Number of instructions simulated
sim_ops                                     190961213                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       400384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       190336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         9088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       116416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        42688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            887552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       400384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       619520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       171328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         171328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         6256                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         2974                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          654                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1819                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              13868                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2677                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2677                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1054140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       210828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        90355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    188419990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     89571779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     19697358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      4276796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1536033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       632484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       271065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       481893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       963785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       632484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst     54785160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     20088896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst     24817467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      9999271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        60237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        30118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        60237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            417680374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1054140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    188419990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     19697358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1536033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       271065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       963785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst     54785160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst     24817467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       291544997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       80626649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            80626649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       80626649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1054140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       210828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        90355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    188419990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     89571779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     19697358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      4276796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1536033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       632484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       271065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       481893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       963785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       632484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst     54785160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     20088896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst     24817467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      9999271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        60237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        30118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        60237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           498307023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       264256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       509056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        12864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data         6336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       153792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        80704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      3497984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           4542400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       264256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       280064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      4243776                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        4243776                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         4129                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         7954                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2403                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        54656                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              70975                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        66309                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             66309                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data        60237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        30118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst    124358398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    239560838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data      6053775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      2981710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        30118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       331301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       210828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      7047679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     72374239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       391538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     37979157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        30118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        60237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide     1646144977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2137645268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst    124358398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      7047679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       391538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       131797615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1997113351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1997113351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1997113351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        60237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        30118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst    124358398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    239560838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data      6053775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      2981710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        30118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       331301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       210828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      7047679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     72374239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       391538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     37979157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        30118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        60237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide    1646144977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4134758618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    229     40.60%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72     12.77%     53.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.35%     53.72% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.18%     53.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   260     46.10%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                564                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 533                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             2294017500     98.33%     98.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.23%     98.56% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     98.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              33387000      1.43%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2333067000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 416     84.04%     84.04% # number of callpals executed
system.cpu00.kern.callpal::rdps                     6      1.21%     85.25% # number of callpals executed
system.cpu00.kern.callpal::rti                     73     14.75%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  495                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              75                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              12                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         434.282869                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              4142                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              12                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          345.166667                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   416.634558                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    17.648310                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.813739                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.034469                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.848209                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           61714                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          61714                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        19031                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         19031                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        10757                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        10757                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          522                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          522                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          447                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          447                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        29788                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          29788                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        29788                       # number of overall hits
system.cpu00.dcache.overall_hits::total         29788                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           31                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           27                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            8                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           58                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           58                       # number of overall misses
system.cpu00.dcache.overall_misses::total           58                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu00.dcache.writebacks::total               7                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              93                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             24492                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              93                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          263.354839                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   479.857651                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    32.142349                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.937222                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.062778                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          202275                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         202275                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       100998                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        100998                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       100998                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         100998                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       100998                       # number of overall hits
system.cpu00.icache.overall_hits::total        100998                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           93                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           93                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           93                       # number of overall misses
system.cpu00.icache.overall_misses::total           93                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       101091                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       101091                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       101091                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       101091                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000920                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000920                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu00.icache.writebacks::total              93                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1813155500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1814543000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   37                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.810833                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           38.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.106066                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.704768                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574426                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.022861                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.597287                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2419                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2419                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          745                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           745                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          411                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            6                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1156                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1156                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1156                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1156                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           14                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            6                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           20                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           20                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           20                       # number of overall misses
system.cpu01.dcache.overall_misses::total           20                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6936                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6936                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3468                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3468                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3468                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3468                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3468                       # number of overall hits
system.cpu01.icache.overall_hits::total          3468                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3468                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3468                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3468                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3468                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    220                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    12242                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   2482     36.11%     36.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    65      0.95%     37.05% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.03%     37.08% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  4325     62.92%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               6874                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    2479     49.33%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     65      1.29%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.04%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   2479     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                5025                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1686326000     72.28%     72.28% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               4647500      0.20%     72.48% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.00%     72.48% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             641944000     27.52%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2333015500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998791                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.573179                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.731015                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      9.09%      9.09% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      9.09%     18.18% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      6.06%     24.24% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     12.12%     36.36% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      3.03%     39.39% # number of syscalls executed
system.cpu02.kern.syscall::33                       5     15.15%     54.55% # number of syscalls executed
system.cpu02.kern.syscall::45                       8     24.24%     78.79% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      3.03%     81.82% # number of syscalls executed
system.cpu02.kern.syscall::71                       2      6.06%     87.88% # number of syscalls executed
system.cpu02.kern.syscall::92                       1      3.03%     90.91% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      3.03%     93.94% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      3.03%     96.97% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      3.03%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   33                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.19%      0.19% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 290      3.40%      3.59% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.07%      3.66% # number of callpals executed
system.cpu02.kern.callpal::swpipl                6455     75.73%     79.39% # number of callpals executed
system.cpu02.kern.callpal::rdps                   337      3.95%     83.34% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.01%     83.35% # number of callpals executed
system.cpu02.kern.callpal::rti                    352      4.13%     87.48% # number of callpals executed
system.cpu02.kern.callpal::callsys                 62      0.73%     88.21% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.02%     88.23% # number of callpals executed
system.cpu02.kern.callpal::rdunique              1002     11.76%     99.99% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.01%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 8524                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             641                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               283                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               282                      
system.cpu02.kern.mode_good::user                 283                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.439938                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.611472                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2764405000     88.47%     88.47% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          360335500     11.53%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    290                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           40741                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         481.947633                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            931871                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           40741                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           22.873052                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    12.438640                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   469.508993                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.024294                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.917010                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.941304                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2008826                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2008826                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       584414                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        584414                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       334673                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       334673                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        11203                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        11203                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        12060                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        12060                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       919087                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         919087                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       919087                       # number of overall hits
system.cpu02.dcache.overall_hits::total        919087                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        30539                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        30539                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         9761                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9761                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1046                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1046                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          136                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        40300                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        40300                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        40300                       # number of overall misses
system.cpu02.dcache.overall_misses::total        40300                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       614953                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       614953                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       344434                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       344434                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        12249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        12249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        12196                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        12196                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       959387                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       959387                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       959387                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       959387                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.049661                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.049661                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.028339                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.028339                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.085395                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.085395                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.011151                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.011151                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.042006                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.042006                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.042006                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.042006                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        20623                       # number of writebacks
system.cpu02.dcache.writebacks::total           20623                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           81886                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           3270138                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           81886                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           39.935251                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    36.921437                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   475.078563                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.072112                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.927888                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          407                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         6771110                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        6771110                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      3262726                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3262726                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      3262726                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3262726                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      3262726                       # number of overall hits
system.cpu02.icache.overall_hits::total       3262726                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        81886                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        81886                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        81886                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        81886                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        81886                       # number of overall misses
system.cpu02.icache.overall_misses::total        81886                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      3344612                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3344612                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      3344612                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3344612                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      3344612                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3344612                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.024483                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.024483                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.024483                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.024483                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.024483                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.024483                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        81886                       # number of writebacks
system.cpu02.icache.writebacks::total           81886                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      104                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     33     35.87%     35.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      2.17%     38.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.17%     40.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    55     59.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 92                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      33     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      2.94%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      2.94%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     31     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  68                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1807498000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.64% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6531500      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1814458000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.563636                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.739130                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.06%      3.06% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  84     85.71%     88.78% # number of callpals executed
system.cpu03.kern.callpal::rdps                     7      7.14%     95.92% # number of callpals executed
system.cpu03.kern.callpal::rti                      4      4.08%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   98                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               7                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             596                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         412.739333                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10381                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             596                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.417785                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   121.744777                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   290.994556                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.237783                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.568349                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.806132                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18323                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18323                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4374                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4374                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3544                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           69                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           73                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7918                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7918                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7918                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7918                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          460                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          460                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          257                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          257                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           14                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          717                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          717                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          717                       # number of overall misses
system.cpu03.dcache.overall_misses::total          717                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.095159                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.095159                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.067614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.067614                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.160920                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.160920                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.083034                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.083034                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.083034                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.083034                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu03.dcache.writebacks::total             253                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62481                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.315996                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    78.471732                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   433.528268                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.153265                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.846735                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           54011                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          54011                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        25477                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25477                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        25477                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25477                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        25477                       # number of overall hits
system.cpu03.icache.overall_hits::total         25477                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        26496                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        26496                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        26496                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        26496                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038459                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038459                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      172                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                     75     44.64%     44.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      1.19%     45.83% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.60%     46.43% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    90     53.57%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                168                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      75     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2      1.32%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.66%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     74     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 152                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1815238500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               2079500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1817580500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.822222                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.904762                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 162     95.86%     95.86% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4      2.37%     98.22% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      1.78%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  169                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements              87                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         360.642969                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              1033                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              87                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           11.873563                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   360.642969                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.704381                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.704381                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            6701                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           6701                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data         1933                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          1933                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         1125                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1125                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            7                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         3058                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3058                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         3058                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3058                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          138                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           30                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           10                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           12                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          168                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          168                       # number of overall misses
system.cpu04.dcache.overall_misses::total          168                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu04.dcache.writebacks::total              53                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              68                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17243                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              68                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          253.573529                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.757339                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.242661                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003432                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996568                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           19784                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          19784                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         9790                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          9790                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         9790                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           9790                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         9790                       # number of overall hits
system.cpu04.icache.overall_hits::total          9790                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst           68                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst           68                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst           68                       # number of overall misses
system.cpu04.icache.overall_misses::total           68                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         9858                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         9858                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         9858                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         9858                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.006898                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.006898                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           68                       # number of writebacks
system.cpu04.icache.writebacks::total              68                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1812985500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1814373000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   37                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         436.243098                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs                   4                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   436.243098                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.852037                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.852037                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2506                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2506                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          772                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           772                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          411                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           14                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1183                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1183                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1183                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1183                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           23                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           29                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           29                       # number of overall misses
system.cpu05.dcache.overall_misses::total           29                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            7118                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           7118                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3556                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3556                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3556                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3556                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3556                       # number of overall hits
system.cpu05.icache.overall_hits::total          3556                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3558                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3558                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3558                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3558                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       48                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     13     29.55%     29.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      4.55%     34.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.27%     36.36% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    28     63.64%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 44                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      13     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2      7.14%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      3.57%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     12     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  28                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1813051500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1165500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1814479500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  38     84.44%     84.44% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4      8.89%     93.33% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      6.67%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   45                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              45                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.225205                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               265                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              45                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.888889                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   425.225205                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.830518                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.830518                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2795                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2795                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          796                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           796                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          442                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          442                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           15                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            6                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1238                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1238                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1238                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1238                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           11                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            7                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           86                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           86                       # number of overall misses
system.cpu06.dcache.overall_misses::total           86                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          871                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          871                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          453                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          453                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1324                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1324                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1324                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1324                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.086108                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.086108                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.024283                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.024283                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.064955                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.064955                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.064955                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.064955                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu06.dcache.writebacks::total              23                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             104                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8268                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             104                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           79.500000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7876                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7876                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3782                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3782                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3782                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3782                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3782                       # number of overall hits
system.cpu06.icache.overall_hits::total          3782                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          104                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          104                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          104                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          104                       # number of overall misses
system.cpu06.icache.overall_misses::total          104                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3886                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3886                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3886                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3886                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3886                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3886                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.026763                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.026763                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.026763                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu06.icache.writebacks::total             104                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1812846500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1814234000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   37                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              41                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         444.804498                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              41                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.512195                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   444.804498                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.868759                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.868759                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2607                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2607                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          749                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           749                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          409                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          409                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           16                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1158                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1158                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1158                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1158                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           70                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            8                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           78                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           78                       # number of overall misses
system.cpu07.dcache.overall_misses::total           78                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          819                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          819                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1236                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1236                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1236                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1236                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.085470                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.085470                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.063107                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.063107                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.063107                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.063107                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            7326                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           7326                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3528                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3528                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3528                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3528                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3528                       # number of overall hits
system.cpu07.icache.overall_hits::total          3528                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3618                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3618                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3618                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3618                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.024876                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.024876                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.024876                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      727                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    191     45.91%     45.91% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      0.48%     46.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.24%     46.63% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   222     53.37%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                416                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     191     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.26%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    190     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 384                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1592090000     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.05% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.06% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              15148000      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1607500500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.855856                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.923077                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      3.15%      3.37% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.45%      3.82% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 390     87.64%     91.46% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      0.90%     92.36% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.22%     92.58% # number of callpals executed
system.cpu08.kern.callpal::rti                     23      5.17%     97.75% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.02%     99.78% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  445                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.552632                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.706897                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65994500     51.01%     51.01% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           63393500     48.99%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5390                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         496.489945                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            101608                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5390                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           18.851206                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   496.489945                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.969707                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.969707                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          202763                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         202763                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        53460                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         53460                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        38442                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        38442                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          541                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          541                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          600                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          600                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        91902                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          91902                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        91902                       # number of overall hits
system.cpu08.dcache.overall_hits::total         91902                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3201                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3201                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2256                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2256                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          112                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           43                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5457                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5457                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5457                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5457                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        56661                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        56661                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        40698                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        40698                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        97359                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        97359                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        97359                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        97359                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.056494                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.056494                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.055433                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.055433                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.171516                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.171516                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.066874                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.066874                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.056050                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.056050                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.056050                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.056050                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3272                       # number of writebacks
system.cpu08.dcache.writebacks::total            3272                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2866                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.993012                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            384789                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2866                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          134.259944                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.012361                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.980651                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000024                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999962                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          540123                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         540123                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       265761                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        265761                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       265761                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         265761                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       265761                       # number of overall hits
system.cpu08.icache.overall_hits::total        265761                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2867                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2867                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2867                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2867                       # number of overall misses
system.cpu08.icache.overall_misses::total         2867                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       268628                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       268628                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       268628                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       268628                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       268628                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       268628                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.010673                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.010673                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.010673                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.010673                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.010673                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.010673                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2866                       # number of writebacks
system.cpu08.icache.writebacks::total            2866                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      887                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    135     45.30%     45.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      0.67%     45.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.67%     46.64% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   159     53.36%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                298                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     135     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      0.74%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.74%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    133     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 272                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1804450500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.02%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              10137500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1815016500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.836478                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.912752                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57     15.32%     15.32% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.08%     16.40% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 223     59.95%     76.34% # number of callpals executed
system.cpu09.kern.callpal::rdps                     7      1.88%     78.23% # number of callpals executed
system.cpu09.kern.callpal::rti                     71     19.09%     97.31% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.42%     99.73% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.27%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  372                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1292200500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8332500      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2488                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         434.972726                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49684                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2488                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.969453                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    22.454338                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   412.518388                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.043856                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.805700                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.849556                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           90883                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          90883                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25639                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25639                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14872                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14872                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          439                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          439                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          459                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        40511                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40511                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        40511                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40511                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1859                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1859                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          781                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          781                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           49                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           19                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2640                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2640                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2640                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2640                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        27498                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27498                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        43151                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43151                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        43151                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43151                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.067605                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067605                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.049895                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.049895                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.100410                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.100410                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.039749                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.039749                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.061181                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061181                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.061181                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061181                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1262                       # number of writebacks
system.cpu09.dcache.writebacks::total            1262                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1778                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            148136                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1778                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           83.316085                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    60.982217                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   451.017783                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.119106                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.880894                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          310246                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         310246                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       152456                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        152456                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       152456                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         152456                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       152456                       # number of overall hits
system.cpu09.icache.overall_hits::total        152456                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1778                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1778                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1778                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1778                       # number of overall misses
system.cpu09.icache.overall_misses::total         1778                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       154234                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       154234                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       154234                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       154234                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       154234                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       154234                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011528                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011528                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011528                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1778                       # number of writebacks
system.cpu09.icache.writebacks::total            1778                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1812815500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1814203000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   37                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               8                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         394.986227                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.091536                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.894691                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748226                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.023232                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771457                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2654                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2654                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          813                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           813                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          410                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           19                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            5                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1223                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1223                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1223                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1223                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           42                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            7                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           49                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           49                       # number of overall misses
system.cpu10.dcache.overall_misses::total           49                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          855                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          855                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1272                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1272                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1272                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1272                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.049123                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.049123                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.038522                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.038522                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.038522                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.038522                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            7416                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           7416                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3708                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3708                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3708                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3708                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3708                       # number of overall hits
system.cpu10.icache.overall_hits::total          3708                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3708                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3708                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3708                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3708                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3708                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3708                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1812773000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1814160500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   37                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         389.986206                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.091536                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.894670                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736507                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.025185                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.761692                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2679                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2679                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          826                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           826                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          412                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           20                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            6                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1238                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1238                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1238                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1238                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           41                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           46                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           46                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           46                       # number of overall misses
system.cpu11.dcache.overall_misses::total           46                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          867                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          867                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1284                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1284                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1284                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1284                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.047290                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.047290                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.035826                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.035826                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.035826                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.035826                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            7476                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           7476                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3738                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3738                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3738                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3738                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3738                       # number of overall hits
system.cpu11.icache.overall_hits::total          3738                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3738                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3738                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3738                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3738                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1812730500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1814118000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   37                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               4                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         393.986170                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.091536                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.894634                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748226                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.021279                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769504                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2708                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2708                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          835                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           835                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          412                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           21                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1247                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1247                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1247                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1247                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           44                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            5                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           49                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           49                       # number of overall misses
system.cpu12.dcache.overall_misses::total           49                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          879                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          879                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1296                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1296                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1296                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1296                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.050057                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.050057                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.037809                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.037809                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.037809                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.037809                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7536                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7536                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3768                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3768                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3768                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3768                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3768                       # number of overall hits
system.cpu12.icache.overall_hits::total          3768                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3768                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3768                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3768                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3768                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3768                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3768                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1812688000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1814075500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   37                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               5                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.092414                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.197816                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.894598                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762105                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.025185                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787290                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2737                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2737                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          844                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           844                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          410                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           22                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            5                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1254                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1254                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1254                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1254                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           47                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           54                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           54                       # number of overall misses
system.cpu13.dcache.overall_misses::total           54                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          891                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          891                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1308                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1308                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1308                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1308                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.052750                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.052750                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.041284                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041284                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.041284                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041284                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7596                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7596                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3798                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3798                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3798                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3798                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3798                       # number of overall hits
system.cpu13.icache.overall_hits::total          3798                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3798                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3798                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3798                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3798                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3798                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3798                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1812645500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1814033000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   37                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               7                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.092398                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.197836                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.894563                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750386                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.021278                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.771665                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2768                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2768                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          851                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           851                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          411                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1262                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1262                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1262                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1262                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           52                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            6                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           58                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           58                       # number of overall misses
system.cpu14.dcache.overall_misses::total           58                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1320                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1320                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1320                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1320                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.057586                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.057586                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.080000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.080000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.043939                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.043939                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.043939                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.043939                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7656                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7656                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3828                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3828                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3828                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3828                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3828                       # number of overall hits
system.cpu14.icache.overall_hits::total          3828                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3828                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3828                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3828                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3828                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3828                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3828                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       50                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     13     28.26%     28.26% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      4.35%     32.61% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      4.35%     36.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    29     63.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 46                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      13     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      6.67%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      6.67%     56.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     13     43.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  30                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1812640500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1196000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1814129500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.448276                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.652174                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  40     85.11%     85.11% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4      8.51%     93.62% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      6.38%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   47                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               8                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         455.960910                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               150                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.750000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.060194                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    21.900716                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.847774                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.042775                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890549                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3118                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3118                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          950                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           950                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          455                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          455                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           27                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            6                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1405                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1405                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1405                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1405                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           63                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           12                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           75                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           75                       # number of overall misses
system.cpu15.dcache.overall_misses::total           75                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         1013                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1013                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1480                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1480                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1480                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1480                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.062192                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.062192                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.025696                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.025696                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.050676                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.050676                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.050676                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.050676                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            8632                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           8632                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         4316                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          4316                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         4316                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           4316                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         4316                       # number of overall hits
system.cpu15.icache.overall_hits::total          4316                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         4316                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         4316                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         4316                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         4316                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         4316                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         4316                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1250                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1250                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57109                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57109                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566604                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        250811                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        94847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        74844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           20608                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        16013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         4595                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1107                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             116816                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1454                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1454                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        20977                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        48846                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            10442                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              284                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            199                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             483                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9822                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9822                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          83262                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         32447                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          239                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         1607                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       212006                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       117500                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2478                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         1901                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          140                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side          451                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           83                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          269                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          234                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          211                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 337415                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         9344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         5014                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         1176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      8327680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      3958158                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        93376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        60724                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         6808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         5720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                12508496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           288684                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            541642                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.553100                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.461529                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  431824     79.72%     79.72% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   44599      8.23%     87.96% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   27807      5.13%     93.09% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    8824      1.63%     94.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    5216      0.96%     95.68% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    4346      0.80%     96.49% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    3121      0.58%     97.06% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   15663      2.89%     99.96% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     242      0.04%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              541642                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         25909                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        12158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         3005                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12899                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        10086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2813                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              10173                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 39                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                39                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4538                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3648                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2726                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              197                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            103                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             300                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2882                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2882                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4645                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5524                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8221                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        16242                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4717                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         7699                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          126                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  37700                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       342656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       558432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       188096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       250356                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         3160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1359396                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           175350                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            200886                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.209865                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.016584                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  183928     91.56%     91.56% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   12105      6.03%     97.58% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     669      0.33%     97.92% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      66      0.03%     97.95% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      59      0.03%     97.98% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     154      0.08%     98.06% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    1141      0.57%     98.62% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    1446      0.72%     99.34% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    1318      0.66%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              200886                       # Request fanout histogram
system.l2cache0.tags.replacements               23254                       # number of replacements
system.l2cache0.tags.tagsinuse            3968.053346                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                100816                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               23254                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.335426                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1091.067839                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     4.142681                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.951898                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.517729                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst  1376.006327                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   758.458317                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   264.080800                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    39.192605                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     3.881023                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     5.730427                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.088952                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   131.997895                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    84.051478                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst   109.084556                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    96.800820                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.266374                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001011                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000232                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000126                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.335939                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.185170                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.064473                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.009569                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000948                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.001399                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.032226                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.020520                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.026632                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.023633                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.968763                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4077                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          718                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1001                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1732                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          626                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             1669477                       # Number of tag accesses
system.l2cache0.tags.data_accesses            1669477                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        20977                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        20977                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        48846                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        48846                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         3848                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            3860                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           58                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        71496                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          365                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst           17                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           95                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           58                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        72091                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           13                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        24188                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          208                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data           23                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            7                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           33                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           24                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        24500                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           58                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           13                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        71496                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        28036                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          365                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          219                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst           17                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data           24                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            7                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           95                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           33                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           58                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           24                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             100451                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           58                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           13                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        71496                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        28036                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          365                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          219                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst           17                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data           24                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            7                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           95                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           33                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           58                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           24                       # number of overall hits
system.l2cache0.overall_hits::total            100451                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          126                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           15                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data           11                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            6                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          189                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            7                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          105                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            9                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          137                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            5                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         5691                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          192                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data           18                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            4                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          5915                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           35                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        10390                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          654                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           51                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            9                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           32                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        11171                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         5961                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          186                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          110                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           23                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           26                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         6313                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           35                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data            9                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        10390                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        11652                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          654                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          378                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           51                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          128                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            9                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           32                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           29                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            23399                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           35                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data            9                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        10390                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        11652                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          654                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          378                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           51                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          128                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            9                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           32                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           29                       # number of overall misses
system.l2cache0.overall_misses::total           23399                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        20977                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        20977                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        48846                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        48846                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          192                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         9539                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9775                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        81886                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        83262                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        30149                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          394                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        30813                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst           93                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           22                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            8                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        81886                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        39688                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          597                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst           68                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data          152                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            8                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst          104                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           60                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           53                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         123850                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst           93                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           22                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            8                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        81886                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        39688                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          597                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst           68                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data          152                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            8                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst          104                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           60                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           53                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        123850                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.984375                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.984375                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.596603                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.945813                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.947368                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.605115                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.126884                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.641806                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.086538                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.355556                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.134167                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.235294                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.197718                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.472081                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.827068                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.410714                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.520000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.204881                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.409091                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.126884                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.293590                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.641806                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.633166                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.842105                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.125000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.086538                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.450000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.355556                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.547170                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.188930                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.409091                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.126884                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.293590                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.641806                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.633166                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.842105                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.125000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.086538                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.450000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.355556                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.547170                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.188930                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           7685                       # number of writebacks
system.l2cache0.writebacks::total                7685                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9487                       # number of replacements
system.l2cache1.tags.tagsinuse            3865.572131                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8115                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9487                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.855381                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1443.446819                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.052877                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     2.042607                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.259533                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.098288                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   431.226067                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   569.082279                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   710.497433                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   703.022959                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.111199                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.732067                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.352404                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000257                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000499                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000552                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000024                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.105280                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.138936                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.173461                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.171636                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000515                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000179                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.943743                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3870                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3687                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.944824                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              204264                       # Number of tag accesses
system.l2cache1.tags.data_accesses             204264                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4538                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4538                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3648                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3648                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          222                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           66                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             288                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          814                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          941                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1755                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1227                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          848                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           36                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2268                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          814                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1449                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          914                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           32                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           32                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           36                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4311                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          814                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1449                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          914                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           32                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           32                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           36                       # number of overall hits
system.l2cache1.overall_hits::total              4311                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          112                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           25                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           10                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          177                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           36                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           72                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         1918                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          674                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2593                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2053                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          837                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2890                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1992                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          979                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            6                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2986                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2053                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         3910                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          837                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1653                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8469                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2053                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         3910                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          837                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1653                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            7                       # number of overall misses
system.l2cache1.overall_misses::total            8469                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4538                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4538                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3648                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3648                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          179                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2140                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2881                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2867                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1778                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4645                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3219                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1827                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2867                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5359                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1778                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2567                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           36                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           34                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           43                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          12780                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2867                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5359                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1778                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2567                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           36                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           34                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           43                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         12780                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.988827                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.896262                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.910811                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.900035                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.716080                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.622174                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.618826                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.535851                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.111111                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.058824                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.568329                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.716080                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.729614                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.643942                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.111111                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.058824                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.162791                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.662676                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.716080                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.729614                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.643942                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.111111                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.058824                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.162791                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.662676                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5757                       # number of writebacks
system.l2cache1.writebacks::total                5757                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1111                       # Transaction distribution
system.membus0.trans_dist::ReadResp             23097                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1493                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1493                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        63525                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10711                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             455                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            548                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             6005                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            5957                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        21986                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        55616                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        26936                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        37595                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         5122                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        69653                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        11020                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           86                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        11106                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2896                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       164231                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       167127                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                247886                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       767680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1218368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         5840                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1991888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       299584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          228                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       299812                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        62464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                5860020                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          146401                       # Total snoops (count)
system.membus0.snoop_fanout::samples           310400                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.471176                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499169                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 164147     52.88%     52.88% # Request fanout histogram
system.membus0.snoop_fanout::3                 146253     47.12%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             310400                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp             13128                       # Transaction distribution
system.membus1.trans_dist::WriteReq                39                       # Transaction distribution
system.membus1.trans_dist::WriteResp               39                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        66537                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            7695                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             467                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           148                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            469                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            62764                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           62718                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        13124                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14309                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11929                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        26238                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       200894                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       200894                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                227132                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       609920                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       300132                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       910052                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      8202432                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      8202432                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                9112484                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           32104                       # Total snoops (count)
system.membus1.snoop_fanout::samples           183068                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.173356                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.378556                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 151332     82.66%     82.66% # Request fanout histogram
system.membus1.snoop_fanout::2                  31736     17.34%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             183068                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        67965                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.448569                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          152                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        67965                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002236                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.010289                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000185                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     2.828924                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.491677                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.015356                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.013878                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000476                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.087239                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000546                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.625643                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.176808                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.155730                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000960                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000867                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000030                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.005452                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000034                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.965536                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      1143204                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      1143204                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        60848                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        60848                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           17                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           17                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           16                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           17                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           33                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           34                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           33                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           34                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          157                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          173                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         5301                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           16                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         5503                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         4129                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         2992                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data           83                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         7267                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        54656                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        54656                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         4129                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         8293                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data           99                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        12770                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         4129                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         8293                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data           99                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        12770                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        60848                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        60848                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          157                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         5318                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         5520                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         4129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         3008                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         7284                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        54656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        54656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         4129                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         8326                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          226                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data           99                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        12804                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         4129                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         8326                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          226                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data           99                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        12804                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.996803                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996920                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.994681                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997666                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.996037                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995575                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.997345                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.996037                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995575                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.997345                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        60806                       # number of writebacks
system.numa_caches_downward0.writebacks::total        60806                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4493                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.351712                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           68                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4493                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.015135                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.268295                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     7.741455                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     3.283775                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     2.401463                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.656199                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000182                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000341                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.079268                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.483841                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.205236                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.150091                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.041012                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000021                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.959482                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        62189                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        62189                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          228                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          228                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           69                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           15                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          114                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           27                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           87                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           94                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1819                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1337                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          824                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4363                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1819                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1424                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          824                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          377                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4457                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1819                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1424                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          824                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          377                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4457                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          228                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          228                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           69                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          114                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           95                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1819                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1337                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4363                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1819                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1425                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          824                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          377                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4458                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1819                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1425                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          824                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          377                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4458                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.988636                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.989474                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999298                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999776                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999298                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999776                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          224                       # number of writebacks
system.numa_caches_downward1.writebacks::total          224                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4493                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.351519                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           66                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4493                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.014690                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.106670                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     8.609488                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     3.287762                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     2.648996                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.698091                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000182                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000329                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.006667                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.538093                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.205485                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.165562                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.043631                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000021                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.959470                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        62145                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        62145                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          224                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          224                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           69                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           15                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          114                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           27                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           87                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           94                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1819                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1337                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          824                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4363                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1819                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1424                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          824                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          377                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4457                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1819                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1424                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          824                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          377                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4457                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          224                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          224                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           69                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          114                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           87                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           94                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1819                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1337                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4363                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1819                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1424                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          824                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          377                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4457                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1819                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1424                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          824                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          377                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4457                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          224                       # number of writebacks
system.numa_caches_upward0.writebacks::total          224                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        67925                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.586125                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          134                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        67925                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001973                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.183582                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000180                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     2.781849                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.328456                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.015473                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.014405                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000472                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.261162                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000546                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.636474                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.173866                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.145528                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000967                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000900                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000030                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.016323                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.974133                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      1197181                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      1197181                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        60806                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        60806                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           19                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           29                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           29                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           29                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           29                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          171                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          187                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         5277                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           16                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        54656                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        60135                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         4129                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         2973                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data           83                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         7248                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         4129                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         8250                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data           99                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data           11                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        54657                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        67383                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         4129                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         8250                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data           99                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data           11                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        54657                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        67383                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        60806                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        60806                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          171                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          187                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         5287                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        54656                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        60145                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         4129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         2992                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         7267                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         4129                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         8279                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          225                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data           99                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data           11                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        54657                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        67412                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         4129                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         8279                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          225                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data           99                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data           11                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        54657                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        67412                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.998109                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999834                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.993650                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.997385                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.996497                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999570                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.996497                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999570                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        60780                       # number of writebacks
system.numa_caches_upward1.writebacks::total        60780                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              19878                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             11604                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              31482                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             11087                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         11087                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                4666217                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            101091                       # Number of instructions committed
system.switch_cpus00.committedOps              101091                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses        97081                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls              9119                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         6715                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts              97081                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       123683                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        75228                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               31629                       # number of memory refs
system.switch_cpus00.num_load_insts             20022                       # Number of load instructions
system.switch_cpus00.num_store_insts            11607                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4555230.048616                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     110986.951384                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.023785                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.976215                       # Percentage of idle cycles
system.switch_cpus00.Branches                   17180                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          458      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           64358     63.66%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             86      0.09%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          21649     21.42%     85.62% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         11611     11.49%     97.10% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           101091                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                772                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               433                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1205                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               523                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3629089                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3468                       # Number of instructions committed
system.switch_cpus01.committedOps                3468                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3305                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          259                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3305                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4429                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2588                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1208                       # number of memory refs
system.switch_cpus01.num_load_insts               772                       # Number of load instructions
system.switch_cpus01.num_store_insts              436                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3626130.162430                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2958.837570                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000815                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999185                       # Percentage of idle cycles
system.switch_cpus01.Branches                     478                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            2032     58.59%     59.17% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.29%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            799     23.04%     82.50% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           436     12.57%     95.07% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          171      4.93%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3468                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             624603                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1594                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         108786                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            357224                       # DTB write hits
system.switch_cpus02.dtb.write_misses             278                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  4                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         64629                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             981827                       # DTB hits
system.switch_cpus02.dtb.data_misses             1872                       # DTB misses
system.switch_cpus02.dtb.data_acv                   4                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         173415                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            808021                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1775                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        809796                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                4666262                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           3342736                       # Number of instructions committed
system.switch_cpus02.committedOps             3342736                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      3199475                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        17707                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            123526                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       340256                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            3199475                       # number of integer instructions
system.switch_cpus02.num_fp_insts               17707                       # number of float instructions
system.switch_cpus02.num_int_register_reads      4369186                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      2442093                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         9996                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         9858                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              987864                       # number of memory refs
system.switch_cpus02.num_load_insts            629469                       # Number of load instructions
system.switch_cpus02.num_store_insts           358395                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     992260.075807                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     3674001.924193                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.787354                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.212646                       # Percentage of idle cycles
system.switch_cpus02.Branches                  500108                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        70541      2.11%      2.11% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         2184575     65.32%     67.43% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          10270      0.31%     67.73% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.73% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          4573      0.14%     67.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             5      0.00%     67.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          1949      0.06%     67.93% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     67.93% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           649      0.02%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         650212     19.44%     87.39% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        359536     10.75%     98.14% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        62301      1.86%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          3344612                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4913                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             19                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3898                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8811                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             19                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1264                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1264                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3628923                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             26494                       # Number of instructions committed
system.switch_cpus03.committedOps               26494                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        25683                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1114                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2533                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              25683                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        35506                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        18758                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8843                       # number of memory refs
system.switch_cpus03.num_load_insts              4932                       # Number of load instructions
system.switch_cpus03.num_store_insts             3911                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3606304.511302                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     22618.488698                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006233                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993767                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3968                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          227      0.86%      0.86% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           16753     63.23%     64.09% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             61      0.23%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           5075     19.15%     83.51% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3915     14.78%     98.29% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          454      1.71%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            26496                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits               2093                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              1179                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               3272                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              1711                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          1711                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3635164                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              9858                       # Number of instructions committed
system.switch_cpus04.committedOps                9858                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         9388                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               384                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          646                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               9388                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        12778                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         7511                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                3275                       # number of memory refs
system.switch_cpus04.num_load_insts              2093                       # Number of load instructions
system.switch_cpus04.num_store_insts             1182                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3626734.517681                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      8429.482319                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.002319                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.997681                       # Percentage of idle cycles
system.switch_cpus04.Branches                    1256                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           26      0.26%      0.26% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            5803     58.87%     59.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             12      0.12%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead           2136     21.67%     80.92% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          1182     11.99%     92.91% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          699      7.09%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             9858                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                811                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               436                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1247                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               523                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3628749                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3558                       # Number of instructions committed
system.switch_cpus05.committedOps                3558                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3392                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          301                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3392                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4519                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2633                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1250                       # number of memory refs
system.switch_cpus05.num_load_insts               811                       # Number of load instructions
system.switch_cpus05.num_store_insts              439                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3625713.593912                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3035.406088                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000836                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999164                       # Percentage of idle cycles
system.switch_cpus05.Branches                     523                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2080     58.46%     59.02% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.28%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            838     23.55%     82.86% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           439     12.34%     95.19% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          171      4.81%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3558                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                890                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               474                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1364                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               595                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           595                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3628962                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3886                       # Number of instructions committed
system.switch_cpus06.committedOps                3886                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3701                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               156                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          335                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3701                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4937                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2873                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1367                       # number of memory refs
system.switch_cpus06.num_load_insts               890                       # Number of load instructions
system.switch_cpus06.num_store_insts              477                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3625646.339330                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3315.660670                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000914                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999086                       # Percentage of idle cycles
system.switch_cpus06.Branches                     579                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.41%      0.41% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2260     58.16%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.26%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            920     23.67%     82.50% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           477     12.27%     94.78% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          203      5.22%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3886                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                837                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               438                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1275                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               523                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3628471                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3618                       # Number of instructions committed
system.switch_cpus07.committedOps                3618                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3450                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          329                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3450                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4579                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2663                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1278                       # number of memory refs
system.switch_cpus07.num_load_insts               837                       # Number of load instructions
system.switch_cpus07.num_store_insts              441                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3625384.599898                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3086.400102                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000851                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999149                       # Percentage of idle cycles
system.switch_cpus07.Branches                     553                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           20      0.55%      0.55% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            2112     58.37%     58.93% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.28%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            864     23.88%     83.08% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           441     12.19%     95.27% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          171      4.73%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3618                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              57184                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          28506                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             41330                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         16389                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              98514                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          44895                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            131390                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        131511                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3214576                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            268470                       # Number of instructions committed
system.switch_cpus08.committedOps              268470                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       259886                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          349                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              7007                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        29225                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             259886                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 349                       # number of float instructions
system.switch_cpus08.num_int_register_reads       355780                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       186246                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               98848                       # number of memory refs
system.switch_cpus08.num_load_insts             57444                       # Number of load instructions
system.switch_cpus08.num_store_insts            41404                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3011300.062089                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     203275.937911                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.063236                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.936764                       # Percentage of idle cycles
system.switch_cpus08.Branches                   38352                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4632      1.72%      1.72% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          159427     59.35%     61.07% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            196      0.07%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.02%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          58474     21.77%     82.93% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         41685     15.52%     98.45% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4165      1.55%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           268628                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              27449                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1874                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             16051                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           915                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              43500                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2789                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             24379                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         24504                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3630040                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            153848                       # Number of instructions committed
system.switch_cpus09.committedOps              153848                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       148181                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3282                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19348                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             148181                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       195954                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       111358                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               44602                       # number of memory refs
system.switch_cpus09.num_load_insts             28328                       # Number of load instructions
system.switch_cpus09.num_store_insts            16274                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3498200.988394                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     131839.011606                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.036319                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.963681                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23866                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2807      1.82%      1.82% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           98728     64.01%     65.83% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            159      0.10%     65.93% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          29425     19.08%     85.04% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         16296     10.57%     95.60% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6784      4.40%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           154234                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                876                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               441                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1317                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               523                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3628409                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3708                       # Number of instructions committed
system.switch_cpus10.committedOps                3708                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3537                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          371                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3537                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4669                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1320                       # number of memory refs
system.switch_cpus10.num_load_insts               876                       # Number of load instructions
system.switch_cpus10.num_store_insts              444                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3625245.814112                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3163.185888                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000872                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999128                       # Percentage of idle cycles
system.switch_cpus10.Branches                     598                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            2160     58.25%     58.79% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.27%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            903     24.35%     83.41% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           444     11.97%     95.39% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          171      4.61%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3708                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                889                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               442                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1331                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               523                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3628324                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3738                       # Number of instructions committed
system.switch_cpus11.committedOps                3738                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3566                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3566                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4699                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2723                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1334                       # number of memory refs
system.switch_cpus11.num_load_insts               889                       # Number of load instructions
system.switch_cpus11.num_store_insts              445                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3625135.275972                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3188.724028                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000879                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999121                       # Percentage of idle cycles
system.switch_cpus11.Branches                     613                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2176     58.21%     58.75% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.27%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            916     24.51%     83.52% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           445     11.90%     95.43% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          171      4.57%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3738                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                902                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               443                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1345                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               523                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3628239                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3768                       # Number of instructions committed
system.switch_cpus12.committedOps                3768                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3595                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3595                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4729                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2738                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1348                       # number of memory refs
system.switch_cpus12.num_load_insts               902                       # Number of load instructions
system.switch_cpus12.num_store_insts              446                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3625024.739032                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3214.260968                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000886                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999114                       # Percentage of idle cycles
system.switch_cpus12.Branches                     628                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2192     58.17%     58.70% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.27%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            929     24.65%     83.63% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           446     11.84%     95.46% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          171      4.54%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3768                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                915                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               444                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1359                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               523                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3628154                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3798                       # Number of instructions committed
system.switch_cpus13.committedOps                3798                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3624                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3624                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4759                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2753                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1362                       # number of memory refs
system.switch_cpus13.num_load_insts               915                       # Number of load instructions
system.switch_cpus13.num_store_insts              447                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3624914.203293                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      3239.796707                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000893                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999107                       # Percentage of idle cycles
system.switch_cpus13.Branches                     643                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2208     58.14%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.26%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            942     24.80%     83.73% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           447     11.77%     95.50% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          171      4.50%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3798                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                928                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               445                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1373                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               523                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3628069                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3828                       # Number of instructions committed
system.switch_cpus14.committedOps                3828                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3653                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3653                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4789                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2768                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1376                       # number of memory refs
system.switch_cpus14.num_load_insts               928                       # Number of load instructions
system.switch_cpus14.num_store_insts              448                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3624803.668753                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3265.331247                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000900                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999100                       # Percentage of idle cycles
system.switch_cpus14.Branches                     658                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           20      0.52%      0.52% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2224     58.10%     58.62% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.26%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            955     24.95%     83.83% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           448     11.70%     95.53% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          171      4.47%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3828                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               1044                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               500                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1544                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               613                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           613                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3628262                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              4316                       # Number of instructions committed
system.switch_cpus15.committedOps                4316                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         4112                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               160                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          490                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               4112                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         5392                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         3115                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1547                       # number of memory refs
system.switch_cpus15.num_load_insts              1044                       # Number of load instructions
system.switch_cpus15.num_store_insts              503                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3624579.876379                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3682.123621                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001015                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998985                       # Percentage of idle cycles
system.switch_cpus15.Branches                     752                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2499     57.90%     58.27% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.23%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           1076     24.93%     83.43% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           504     11.68%     95.11% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          211      4.89%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             4316                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          11634                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             39                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            39                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        61030                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         7528                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          384                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          119                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          380                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         60285                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        60239                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        11630                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       201388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       201388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11923                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11923                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             213311                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      8205952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      8205952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       299812                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       299812                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             8505764                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       106051                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        246550                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.428031                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.494794                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              141019     57.20%     57.20% # Request fanout histogram
system.system_bus.snoop_fanout::2              105531     42.80%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          246550                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.673999                       # Number of seconds simulated
sim_ticks                                673998602500                       # Number of ticks simulated
final_tick                               2944049130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1524585                       # Simulator instruction rate (inst/s)
host_op_rate                                  1524585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              187950327                       # Simulator tick rate (ticks/s)
host_mem_usage                                 859624                       # Number of bytes of host memory used
host_seconds                                  3586.05                       # Real time elapsed on the host
sim_insts                                  5467234199                       # Number of instructions simulated
sim_ops                                    5467234199                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst      1286272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      1483136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      1455296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      1073984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      4755136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      2551040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst      1757952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      1203264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst      1190208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      1009472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst      1732800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      1691136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       801280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      1215104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst      1364096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      1513280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      1155264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      1448960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst       606016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data      1241984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst      1378752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data       926592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      1013952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data       729600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst      1184192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data       779456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst      1516416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      1820096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      1429504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      1025920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      1354816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      1149568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          44844544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst      1286272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      1455296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      4755136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst      1757952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst      1190208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst      1732800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       801280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst      1364096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      1155264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst       606016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst      1378752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      1013952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst      1184192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst      1516416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      1429504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      1354816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     23981952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      9392256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        9392256                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        20098                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        23174                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        22739                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        16781                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        74299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        39860                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst        27468                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        18801                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst        18597                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        15773                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        27075                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        26424                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        12520                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        18986                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        21314                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        23645                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst        18051                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data        22640                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst         9469                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        19406                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst        21543                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data        14478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst        15843                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        11400                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst        18503                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        12179                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst        23694                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        28439                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst        22336                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        16030                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst        21169                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        17962                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             700696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       146754                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            146754                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1908419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      2200503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      2159197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1593451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      7055113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      3784934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      2608243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      1785262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1765891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      1497736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      2570925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      2509109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      1188845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      1802829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      2023886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      2245227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1714045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      2149797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       899135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      1842710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      2045630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      1374768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      1504383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      1082495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      1756965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      1156465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst      2249880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      2700445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      2120930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      1522140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst      2010117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      1705594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             66535070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1908419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      2159197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      7055113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      2608243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1765891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      2570925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      1188845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      2023886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1714045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       899135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      2045630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      1504383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      1756965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst      2249880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      2120930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst      2010117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        35581605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       13935127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            13935127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       13935127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1908419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      2200503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      2159197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1593451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      7055113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      3784934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      2608243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      1785262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1765891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      1497736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      2570925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      2509109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      1188845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      1802829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      2023886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      2245227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1714045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      2149797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       899135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      1842710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      2045630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      1374768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      1504383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      1082495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      1756965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      1156465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst      2249880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      2700445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      2120930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      1522140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst      2010117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      1705594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            80470197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst       738496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data     41221568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst       914304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data     40502848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      2131328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    142159808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst      1222144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data     46882688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst       913920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data     41345728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      1225984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     64219072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst       871296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data     45888576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst      1012672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data     43479104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst       890752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data     59004864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst       560512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data     33683520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst       947840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data     65871360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst       582144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data     39642944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst       893568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data     51872448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst       955392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data     49643712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst      1289536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data     67156096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst      1108928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data     61472128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      7352448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         917657728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst       738496                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst       914304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      2131328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst      1222144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst       913920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      1225984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst       871296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst      1012672                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst       890752                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst       560512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst       947840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst       582144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst       893568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst       955392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst      1289536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst      1108928                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     16258816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    483406912                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      483406912                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        11539                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data       644087                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst        14286                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data       632857                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        33302                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      2221247                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst        19096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data       732542                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst        14280                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       646027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst        19156                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data      1003423                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst        13614                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data       717009                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst        15823                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data       679361                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst        13918                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data       921951                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst         8758                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data       526305                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst        14810                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data      1029240                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst         9096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data       619421                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst        13962                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data       810507                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst        14928                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data       775683                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst        20149                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data      1049314                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst        17327                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data       960502                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       114882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           14338402                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      7553233                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           7553233                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      1095694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     61159723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst      1356537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     60093371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      3162214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    210920034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1813274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     69559028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      1355967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     61343937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1818971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     95280720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      1292727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     68084082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst      1502484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     64509190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      1321593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     87544490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       831622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     49975653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst      1406294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     97732191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst       863717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     58817546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      1325771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     76962249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst      1417498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     73655512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      1913262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     99638331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst      1645297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     91205127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       10908699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1361512805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      1095694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst      1356537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      3162214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1813274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      1355967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1818971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      1292727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst      1502484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      1321593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       831622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst      1406294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst       863717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      1325771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst      1417498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      1913262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst      1645297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        24122922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      717222425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           717222425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      717222425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      1095694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     61159723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst      1356537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     60093371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      3162214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    210920034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1813274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     69559028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      1355967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     61343937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1818971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     95280720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      1292727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     68084082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst      1502484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     64509190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      1321593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     87544490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       831622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     49975653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst      1406294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     97732191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst       863717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     58817546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      1325771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     76962249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst      1417498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     73655512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      1913262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     99638331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst      1645297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     91205127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      10908699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2078735230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1255                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    53641                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   5636     29.63%     29.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.11%     29.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   690      3.63%     33.36% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   915      4.81%     38.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 11761     61.83%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              19022                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    5636     46.20%     46.20% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.16%     46.36% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    690      5.66%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    915      7.50%     59.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   4939     40.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               12200                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           672097280500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              33810000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             157328500      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1536756500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       673826675500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.419947                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.641363                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1      3.12%      3.12% # number of syscalls executed
system.cpu00.kern.syscall::17                       4     12.50%     15.62% # number of syscalls executed
system.cpu00.kern.syscall::74                      16     50.00%     65.62% # number of syscalls executed
system.cpu00.kern.syscall::75                      11     34.38%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   32                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 549      2.06%      2.06% # number of callpals executed
system.cpu00.kern.callpal::swpctx                1028      3.85%      5.91% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.01%      5.93% # number of callpals executed
system.cpu00.kern.callpal::swpipl               15350     57.55%     63.48% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1496      5.61%     69.09% # number of callpals executed
system.cpu00.kern.callpal::rti                   2058      7.72%     76.81% # number of callpals executed
system.cpu00.kern.callpal::callsys                203      0.76%     77.57% # number of callpals executed
system.cpu00.kern.callpal::imb                      4      0.01%     77.58% # number of callpals executed
system.cpu00.kern.callpal::rdunique              5979     22.42%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                26671                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            3084                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               762                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               762                      
system.cpu00.kern.mode_good::user                 762                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.247082                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.396256                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     554520668000     81.10%     81.10% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       129218776500     18.90%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   1028                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         1030815                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         447.098322                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          55800372                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         1030815                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           54.132286                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    41.702154                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   405.396168                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.081450                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.791789                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.873239                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       114653002                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      114653002                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     43916638                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      43916638                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     11796319                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     11796319                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        12903                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        12903                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        10942                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        10942                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     55712957                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       55712957                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     55712957                       # number of overall hits
system.cpu00.dcache.overall_hits::total      55712957                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       798938                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       798938                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       254327                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       254327                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         5298                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         5298                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         6421                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         6421                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      1053265                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1053265                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      1053265                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1053265                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     44715576                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     44715576                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     12050646                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     12050646                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        18201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        18201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        17363                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        17363                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     56766222                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     56766222                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     56766222                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     56766222                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.017867                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.017867                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.021105                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.021105                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.291083                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.291083                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.369809                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.369809                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018554                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018554                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018554                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018554                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       442100                       # number of writebacks
system.cpu00.dcache.writebacks::total          442100                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           94600                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         262053837                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           94600                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2770.125127                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    50.723298                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   461.276702                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.099069                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.900931                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       526509046                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      526509046                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    263112623                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     263112623                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    263112623                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      263112623                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    263112623                       # number of overall hits
system.cpu00.icache.overall_hits::total     263112623                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        94600                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        94600                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        94600                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        94600                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        94600                       # number of overall misses
system.cpu00.icache.overall_misses::total        94600                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    263207223                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    263207223                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    263207223                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    263207223                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    263207223                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    263207223                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000359                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000359                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        94600                       # number of writebacks
system.cpu00.icache.writebacks::total           94600                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1290                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    71342                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   8945     35.86%     35.86% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   690      2.77%     38.62% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   929      3.72%     42.35% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 14383     57.65%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              24947                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    8945     47.59%     47.59% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    690      3.67%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    929      4.94%     56.21% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   8231     43.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               18795                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           671970590000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              33810000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             153194500      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2352363000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       674509957500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.572273                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.753397                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::17                       4      4.35%      4.35% # number of syscalls executed
system.cpu01.kern.syscall::73                       3      3.26%      7.61% # number of syscalls executed
system.cpu01.kern.syscall::74                      40     43.48%     51.09% # number of syscalls executed
system.cpu01.kern.syscall::75                      45     48.91%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   92                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                1686      4.50%      4.50% # number of callpals executed
system.cpu01.kern.callpal::swpctx                1244      3.32%      7.83% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.01%      7.84% # number of callpals executed
system.cpu01.kern.callpal::swpipl               20633     55.13%     62.97% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1614      4.31%     67.28% # number of callpals executed
system.cpu01.kern.callpal::rti                   2710      7.24%     74.52% # number of callpals executed
system.cpu01.kern.callpal::callsys                695      1.86%     76.38% # number of callpals executed
system.cpu01.kern.callpal::imb                      4      0.01%     76.39% # number of callpals executed
system.cpu01.kern.callpal::rdunique              8838     23.61%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                37428                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            2079                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1405                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1874                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              1693                      
system.cpu01.kern.mode_good::user                1405                      
system.cpu01.kern.mode_good::idle                 288                      
system.cpu01.kern.mode_switch_good::kernel     0.814334                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.153682                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.631952                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       3142507500      0.46%      0.46% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       119315322500     17.34%     17.79% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       565758190500     82.21%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   1244                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements          988746                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         429.018143                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          52837066                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          988746                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           53.438462                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2342356198000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    30.643355                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   398.374789                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.059850                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.778076                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.837926                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       108547188                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      108547188                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     41266209                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      41266209                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     11407235                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     11407235                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        26440                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        26440                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        25039                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        25039                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     52673444                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       52673444                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     52673444                       # number of overall hits
system.cpu01.dcache.overall_hits::total      52673444                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       757491                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       757491                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       264751                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       264751                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         8516                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         8516                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         9130                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         9130                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      1022242                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1022242                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      1022242                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1022242                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     42023700                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     42023700                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     11671986                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     11671986                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        34956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        34956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        34169                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        34169                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     53695686                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     53695686                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     53695686                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     53695686                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.018025                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018025                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.022683                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.022683                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.243621                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.243621                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.267201                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.267201                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.019038                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.019038                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.019038                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.019038                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       435700                       # number of writebacks
system.cpu01.dcache.writebacks::total          435700                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          125611                       # number of replacements
system.cpu01.icache.tags.tagsinuse         510.430792                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         251475757                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          125611                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         2002.020181                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2348280483000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    51.772891                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   458.657902                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.101119                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.895816                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.996935                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       492833712                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      492833712                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    246228417                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     246228417                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    246228417                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      246228417                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    246228417                       # number of overall hits
system.cpu01.icache.overall_hits::total     246228417                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       125626                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       125626                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       125626                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       125626                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       125626                       # number of overall misses
system.cpu01.icache.overall_misses::total       125626                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    246354043                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    246354043                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    246354043                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    246354043                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    246354043                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    246354043                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000510                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000510                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       125611                       # number of writebacks
system.cpu01.icache.writebacks::total          125611                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1791                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   598011                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  12927     30.66%     30.66% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   345      0.82%     31.48% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   690      1.64%     33.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   922      2.19%     35.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 27281     64.70%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              42165                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   12927     47.48%     47.48% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    345      1.27%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    690      2.53%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    922      3.39%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  12345     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               27229                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           669402300500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              24667500      0.00%     99.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              33810000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             154608500      0.02%     99.38% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            4211298000      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       673826684500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.452513                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.645773                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        2      1.49%      1.49% # number of syscalls executed
system.cpu02.kern.syscall::4                        1      0.75%      2.24% # number of syscalls executed
system.cpu02.kern.syscall::17                      13      9.70%     11.94% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.75%     12.69% # number of syscalls executed
system.cpu02.kern.syscall::71                      21     15.67%     28.36% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      0.75%     29.10% # number of syscalls executed
system.cpu02.kern.syscall::74                      85     63.43%     92.54% # number of syscalls executed
system.cpu02.kern.syscall::75                      10      7.46%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  134                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                2013      3.33%      3.33% # number of callpals executed
system.cpu02.kern.callpal::swpctx                2083      3.45%      6.78% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.01%      6.79% # number of callpals executed
system.cpu02.kern.callpal::swpipl               36775     60.86%     67.65% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2186      3.62%     71.27% # number of callpals executed
system.cpu02.kern.callpal::rti                   3474      5.75%     77.01% # number of callpals executed
system.cpu02.kern.callpal::callsys                462      0.76%     77.78% # number of callpals executed
system.cpu02.kern.callpal::imb                      6      0.01%     77.79% # number of callpals executed
system.cpu02.kern.callpal::rdunique             13421     22.21%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                60426                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            5558                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2299                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2300                      
system.cpu02.kern.mode_good::user                2299                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.413818                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.585338                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     335182407000     49.75%     49.75% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       338497500000     50.25%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   2083                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         3172527                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         502.656057                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         153183593                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         3172527                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           48.284410                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   502.656057                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.981750                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.981750                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       315995402                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      315995402                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    116455947                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     116455947                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     36619644                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     36619644                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        39507                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        39507                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        39472                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        39472                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    153075591                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      153075591                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    153075591                       # number of overall hits
system.cpu02.dcache.overall_hits::total     153075591                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      2607435                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      2607435                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       606776                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       606776                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        13003                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        13003                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        11408                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        11408                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      3214211                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      3214211                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      3214211                       # number of overall misses
system.cpu02.dcache.overall_misses::total      3214211                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    119063382                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    119063382                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     37226420                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     37226420                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        52510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        52510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        50880                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        50880                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    156289802                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    156289802                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    156289802                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    156289802                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.021900                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.021900                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.016300                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.016300                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.247629                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.247629                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.224214                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.224214                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.020566                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.020566                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.020566                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.020566                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1885881                       # number of writebacks
system.cpu02.dcache.writebacks::total         1885881                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          362382                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         687997649                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          362382                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1898.542557                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1380427370                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1380427370                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    689670112                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     689670112                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    689670112                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      689670112                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    689670112                       # number of overall hits
system.cpu02.icache.overall_hits::total     689670112                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       362382                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       362382                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       362382                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       362382                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       362382                       # number of overall misses
system.cpu02.icache.overall_misses::total       362382                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    690032494                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    690032494                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    690032494                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    690032494                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    690032494                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    690032494                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000525                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000525                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000525                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000525                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000525                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000525                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       362382                       # number of writebacks
system.cpu02.icache.writebacks::total          362382                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1255                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    81001                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  10904     37.05%     37.05% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   690      2.34%     39.39% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   941      3.20%     42.59% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 16899     57.41%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              29434                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   10904     48.00%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    690      3.04%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    941      4.14%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  10181     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               22716                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           671658130000     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              33810000      0.01%     99.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             155318500      0.02%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2497983500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       674345242000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.602462                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.771761                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1      0.61%      0.61% # number of syscalls executed
system.cpu03.kern.syscall::4                        6      3.64%      4.24% # number of syscalls executed
system.cpu03.kern.syscall::17                      10      6.06%     10.30% # number of syscalls executed
system.cpu03.kern.syscall::71                       8      4.85%     15.15% # number of syscalls executed
system.cpu03.kern.syscall::73                       5      3.03%     18.18% # number of syscalls executed
system.cpu03.kern.syscall::74                     133     80.61%     98.79% # number of syscalls executed
system.cpu03.kern.syscall::75                       2      1.21%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                  165                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                2499      5.54%      5.54% # number of callpals executed
system.cpu03.kern.callpal::swpctx                1952      4.33%      9.87% # number of callpals executed
system.cpu03.kern.callpal::tbi                      6      0.01%      9.89% # number of callpals executed
system.cpu03.kern.callpal::swpipl               24936     55.31%     65.19% # number of callpals executed
system.cpu03.kern.callpal::rdps                  2479      5.50%     70.69% # number of callpals executed
system.cpu03.kern.callpal::rti                   2901      6.43%     77.12% # number of callpals executed
system.cpu03.kern.callpal::callsys                622      1.38%     78.50% # number of callpals executed
system.cpu03.kern.callpal::imb                      6      0.01%     78.52% # number of callpals executed
system.cpu03.kern.callpal::rdunique              9687     21.48%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                45088                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            4853                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1572                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1572                      
system.cpu03.kern.mode_good::user                1572                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.323923                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.489339                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     552798734500     81.71%     81.71% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       123737703500     18.29%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   1952                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         1181671                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         472.281294                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          56031061                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         1181671                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           47.416803                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     8.081575                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   464.199719                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.015784                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.906640                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.922424                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       115709477                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      115709477                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     43335946                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      43335946                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     12609640                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     12609640                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        33623                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33623                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        33388                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        33388                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     55945586                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       55945586                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     55945586                       # number of overall hits
system.cpu03.dcache.overall_hits::total      55945586                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       867216                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       867216                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       347352                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       347352                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        11191                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        11191                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data        10053                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        10053                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      1214568                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1214568                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      1214568                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1214568                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     44203162                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     44203162                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     12956992                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     12956992                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        44814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        44814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        43441                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        43441                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     57160154                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     57160154                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     57160154                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     57160154                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.019619                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.019619                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.026808                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.026808                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.249721                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.249721                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.231417                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.231417                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.021249                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.021249                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.021249                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.021249                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       562406                       # number of writebacks
system.cpu03.dcache.writebacks::total          562406                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          183414                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         257481871                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          183414                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1403.828884                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     3.720159                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   508.279841                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.007266                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.992734                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       517812564                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      517812564                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    258631161                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     258631161                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    258631161                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      258631161                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    258631161                       # number of overall hits
system.cpu03.icache.overall_hits::total     258631161                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       183414                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       183414                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       183414                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       183414                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       183414                       # number of overall misses
system.cpu03.icache.overall_misses::total       183414                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    258814575                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    258814575                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    258814575                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    258814575                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    258814575                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    258814575                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000709                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000709                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000709                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000709                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000709                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000709                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       183414                       # number of writebacks
system.cpu03.icache.writebacks::total          183414                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   1279                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    56088                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   6562     33.05%     33.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   690      3.48%     36.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   944      4.75%     41.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 11657     58.72%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              19853                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    6562     46.77%     46.77% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    690      4.92%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    944      6.73%     58.42% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   5834     41.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               14030                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           672481038500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              33810000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             159145500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            1668125500      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       674342119500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.500472                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.706694                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::74                      30     81.08%     81.08% # number of syscalls executed
system.cpu04.kern.syscall::75                       7     18.92%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   37                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                 830      2.94%      2.94% # number of callpals executed
system.cpu04.kern.callpal::swpctx                1206      4.28%      7.22% # number of callpals executed
system.cpu04.kern.callpal::tbi                      4      0.01%      7.23% # number of callpals executed
system.cpu04.kern.callpal::swpipl               15948     56.55%     63.78% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1506      5.34%     69.12% # number of callpals executed
system.cpu04.kern.callpal::rti                   2303      8.17%     77.28% # number of callpals executed
system.cpu04.kern.callpal::callsys                327      1.16%     78.44% # number of callpals executed
system.cpu04.kern.callpal::imb                      4      0.01%     78.46% # number of callpals executed
system.cpu04.kern.callpal::rdunique              6076     21.54%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                28204                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            3509                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               972                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               972                      
system.cpu04.kern.mode_good::user                 972                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.277002                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.433832                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     420528247000     77.45%     77.45% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       122463282000     22.55%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                   1206                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         1032864                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         436.783937                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          53196820                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         1032864                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           51.504186                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   436.783937                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.853094                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.853094                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       109801062                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      109801062                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     41844927                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      41844927                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     11425821                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     11425821                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        13782                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        13782                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        11752                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        11752                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     53270748                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       53270748                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     53270748                       # number of overall hits
system.cpu04.dcache.overall_hits::total      53270748                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       796957                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       796957                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       264556                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       264556                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         6381                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         6381                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         7531                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         7531                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      1061513                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1061513                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      1061513                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1061513                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     42641884                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     42641884                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     11690377                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     11690377                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        20163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        20163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        19283                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        19283                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     54332261                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     54332261                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     54332261                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     54332261                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.018690                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.018690                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.022630                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.022630                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.316471                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.316471                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.390551                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.390551                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.019537                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.019537                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.019537                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.019537                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       450129                       # number of writebacks
system.cpu04.dcache.writebacks::total          450129                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          104497                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         249965236                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          104497                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2392.080500                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.106457                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.893543                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000208                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999792                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       500818403                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      500818403                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    250252456                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     250252456                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    250252456                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      250252456                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    250252456                       # number of overall hits
system.cpu04.icache.overall_hits::total     250252456                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       104497                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       104497                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       104497                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       104497                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       104497                       # number of overall misses
system.cpu04.icache.overall_misses::total       104497                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    250356953                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    250356953                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    250356953                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    250356953                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    250356953                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    250356953                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000417                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000417                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000417                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000417                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000417                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000417                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       104497                       # number of writebacks
system.cpu04.icache.writebacks::total          104497                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1249                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    73116                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   9968     37.24%     37.24% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   690      2.58%     39.82% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                  1037      3.87%     43.70% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 15070     56.30%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              26765                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    9968     47.67%     47.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    690      3.30%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                   1037      4.96%     55.92% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   9217     44.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               20912                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           672165254500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              33810000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             171018000      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            1975244500      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       674345327000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.611612                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.781319                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        2      4.00%      4.00% # number of syscalls executed
system.cpu05.kern.syscall::4                        9     18.00%     22.00% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      2.00%     24.00% # number of syscalls executed
system.cpu05.kern.syscall::74                      30     60.00%     84.00% # number of syscalls executed
system.cpu05.kern.syscall::75                       8     16.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   50                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 814      2.07%      2.07% # number of callpals executed
system.cpu05.kern.callpal::swpctx                1314      3.35%      5.42% # number of callpals executed
system.cpu05.kern.callpal::tbi                      5      0.01%      5.44% # number of callpals executed
system.cpu05.kern.callpal::swpipl               22555     57.48%     62.92% # number of callpals executed
system.cpu05.kern.callpal::rdps                  3044      7.76%     70.67% # number of callpals executed
system.cpu05.kern.callpal::rti                   2503      6.38%     77.05% # number of callpals executed
system.cpu05.kern.callpal::callsys                461      1.17%     78.23% # number of callpals executed
system.cpu05.kern.callpal::imb                      5      0.01%     78.24% # number of callpals executed
system.cpu05.kern.callpal::rdunique              8539     21.76%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                39240                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            3817                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1216                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1216                      
system.cpu05.kern.mode_good::user                1216                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.318575                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.483211                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     499717402500     74.01%     74.01% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       175518632000     25.99%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                   1314                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         1520972                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         487.620699                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          76979864                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         1520972                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.612282                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   487.620699                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.952384                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.952384                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       158630611                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      158630611                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     60371212                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      60371212                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     16542535                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     16542535                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        31060                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        31060                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        29676                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        29676                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     76913747                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       76913747                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     76913747                       # number of overall hits
system.cpu05.dcache.overall_hits::total      76913747                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      1150579                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      1150579                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       400026                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       400026                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         8324                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         8324                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         7952                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         7952                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      1550605                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1550605                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      1550605                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1550605                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     61521791                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     61521791                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     16942561                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     16942561                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        39384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        39384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        37628                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        37628                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     78464352                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     78464352                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     78464352                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     78464352                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.018702                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.018702                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.023611                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.023611                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.211355                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.211355                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.211332                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.211332                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.019762                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.019762                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.019762                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.019762                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       640590                       # number of writebacks
system.cpu05.dcache.writebacks::total          640590                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          149676                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         360816772                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          149676                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2410.652155                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    10.160486                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   501.839514                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.019845                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.980155                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       722916512                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      722916512                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    361233742                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     361233742                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    361233742                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      361233742                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    361233742                       # number of overall hits
system.cpu05.icache.overall_hits::total     361233742                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       149676                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       149676                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       149676                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       149676                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       149676                       # number of overall misses
system.cpu05.icache.overall_misses::total       149676                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    361383418                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    361383418                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    361383418                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    361383418                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    361383418                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    361383418                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000414                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000414                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000414                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000414                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000414                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000414                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       149676                       # number of writebacks
system.cpu05.icache.writebacks::total          149676                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   1253                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    48183                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   4839     30.75%     30.75% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   690      4.38%     35.14% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   801      5.09%     40.23% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  9406     59.77%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              15736                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    4839     46.26%     46.26% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    690      6.60%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    801      7.66%     60.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   4131     39.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               10461                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           673282939500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              33810000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             134177000      0.02%     99.87% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             894294000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       674345220500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.439188                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.664781                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        2     14.29%     14.29% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      7.14%     21.43% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      7.14%     28.57% # number of syscalls executed
system.cpu06.kern.syscall::75                      10     71.43%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   14                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                 244      1.05%      1.05% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 461      1.98%      3.02% # number of callpals executed
system.cpu06.kern.callpal::tbi                      1      0.00%      3.02% # number of callpals executed
system.cpu06.kern.callpal::swpipl               12495     53.53%     56.56% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1437      6.16%     62.71% # number of callpals executed
system.cpu06.kern.callpal::rti                   1751      7.50%     70.22% # number of callpals executed
system.cpu06.kern.callpal::callsys                149      0.64%     70.85% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%     70.86% # number of callpals executed
system.cpu06.kern.callpal::rdunique              6802     29.14%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                23341                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            2212                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               495                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               495                      
system.cpu06.kern.mode_good::user                 495                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.223779                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.365719                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     532459415500     78.83%     78.83% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       143011262500     21.17%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    461                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         1145725                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         429.311108                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          61076704                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         1145725                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           53.308345                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   429.311108                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.838498                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.838498                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       125658914                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      125658914                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     48275162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      48275162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     12785211                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     12785211                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        10572                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        10572                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         8367                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         8367                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     61060373                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       61060373                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     61060373                       # number of overall hits
system.cpu06.dcache.overall_hits::total      61060373                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       886997                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       886997                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       275239                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       275239                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         3233                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         3233                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         4472                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4472                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      1162236                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1162236                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      1162236                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1162236                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     49162159                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     49162159                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     13060450                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     13060450                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        13805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        13805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        12839                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        12839                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     62222609                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     62222609                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     62222609                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     62222609                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.018042                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.018042                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.021074                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.021074                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.234191                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.234191                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.348314                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.348314                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.018679                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018679                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.018679                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018679                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       502530                       # number of writebacks
system.cpu06.dcache.writebacks::total          502530                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements           69929                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         287395624                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           69929                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         4109.820303                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       577855257                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      577855257                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    288822735                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     288822735                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    288822735                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      288822735                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    288822735                       # number of overall hits
system.cpu06.icache.overall_hits::total     288822735                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst        69929                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        69929                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst        69929                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        69929                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst        69929                       # number of overall misses
system.cpu06.icache.overall_misses::total        69929                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    288892664                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    288892664                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    288892664                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    288892664                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    288892664                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    288892664                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000242                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000242                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks        69929                       # number of writebacks
system.cpu06.icache.writebacks::total           69929                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   1293                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    55343                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   6184     32.54%     32.54% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   690      3.63%     36.17% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   907      4.77%     40.94% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 11223     59.06%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              19004                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    6184     46.76%     46.76% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    690      5.22%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    907      6.86%     58.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   5445     41.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               13226                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           672604324000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              33810000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             158018500      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            1549259500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       674345412000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.485164                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.695959                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1      3.45%      3.45% # number of syscalls executed
system.cpu07.kern.syscall::17                       2      6.90%     10.34% # number of syscalls executed
system.cpu07.kern.syscall::74                      10     34.48%     44.83% # number of syscalls executed
system.cpu07.kern.syscall::75                      16     55.17%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   29                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 621      2.20%      2.20% # number of callpals executed
system.cpu07.kern.callpal::swpctx                1056      3.74%      5.95% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.02%      5.96% # number of callpals executed
system.cpu07.kern.callpal::swpipl               15117     53.61%     59.57% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1532      5.43%     65.00% # number of callpals executed
system.cpu07.kern.callpal::rti                   2298      8.15%     73.15% # number of callpals executed
system.cpu07.kern.callpal::callsys                451      1.60%     74.75% # number of callpals executed
system.cpu07.kern.callpal::imb                      5      0.02%     74.77% # number of callpals executed
system.cpu07.kern.callpal::rdunique              7115     25.23%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                28200                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            3354                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               995                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               995                      
system.cpu07.kern.mode_good::user                 995                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.296661                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.457576                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     537282281000     79.57%     79.57% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       137945839500     20.43%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                   1056                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         1061915                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         443.454428                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          59473783                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         1061915                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           56.006162                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   443.454428                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.866122                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.866122                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       122233839                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      122233839                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     46877661                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      46877661                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     12571074                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     12571074                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        14293                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        14293                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        12057                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        12057                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     59448735                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       59448735                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     59448735                       # number of overall hits
system.cpu07.dcache.overall_hits::total      59448735                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       809551                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       809551                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       278132                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       278132                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         5428                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         5428                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         6524                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         6524                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      1087683                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1087683                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      1087683                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1087683                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     47687212                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     47687212                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     12849206                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     12849206                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        19721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        19721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        18581                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        18581                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     60536418                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     60536418                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     60536418                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     60536418                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.016976                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.016976                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.021646                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.021646                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.275240                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.275240                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.351111                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.351111                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.017967                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.017967                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.017967                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.017967                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       493745                       # number of writebacks
system.cpu07.dcache.writebacks::total          493745                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          100608                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.370840                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         279810957                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          100608                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2781.199875                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2348627123000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.461772                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   497.909068                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.026293                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.972479                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998771                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       562037974                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      562037974                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    280868066                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     280868066                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    280868066                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      280868066                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    280868066                       # number of overall hits
system.cpu07.icache.overall_hits::total     280868066                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       100614                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       100614                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       100614                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       100614                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       100614                       # number of overall misses
system.cpu07.icache.overall_misses::total       100614                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    280968680                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    280968680                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    280968680                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    280968680                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    280968680                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    280968680                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000358                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000358                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000358                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000358                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000358                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000358                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       100608                       # number of writebacks
system.cpu07.icache.writebacks::total          100608                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   1273                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    62505                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   6178     32.83%     32.83% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   690      3.67%     36.50% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   980      5.21%     41.71% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 10969     58.29%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              18817                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    6178     46.60%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    690      5.20%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    980      7.39%     59.19% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   5410     40.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               13258                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           672512149500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              33810000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             167081000      0.02%     99.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            1631562500      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       674344603000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.493208                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.704576                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1      3.70%      3.70% # number of syscalls executed
system.cpu08.kern.syscall::74                      21     77.78%     81.48% # number of syscalls executed
system.cpu08.kern.syscall::75                       5     18.52%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                   27                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                 616      2.15%      2.15% # number of callpals executed
system.cpu08.kern.callpal::swpctx                1139      3.98%      6.14% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.01%      6.15% # number of callpals executed
system.cpu08.kern.callpal::swpipl               14995     52.44%     58.60% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1492      5.22%     63.82% # number of callpals executed
system.cpu08.kern.callpal::rti                   2168      7.58%     71.40% # number of callpals executed
system.cpu08.kern.callpal::callsys                201      0.70%     72.10% # number of callpals executed
system.cpu08.kern.callpal::imb                      4      0.01%     72.11% # number of callpals executed
system.cpu08.kern.callpal::rdunique              7973     27.89%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                28592                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            3307                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               871                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               871                      
system.cpu08.kern.mode_good::user                 871                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.263381                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.416946                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     493986524000     73.16%     73.16% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       181241798500     26.84%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   1139                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         1425587                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         490.286204                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          77688137                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         1425587                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           54.495543                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   490.286204                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.957590                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.957590                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       159782275                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      159782275                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     61345220                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      61345220                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     16325402                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     16325402                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        13539                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        13539                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        10869                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        10869                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     77670622                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       77670622                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     77670622                       # number of overall hits
system.cpu08.dcache.overall_hits::total      77670622                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      1100589                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      1100589                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       356098                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       356098                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         5852                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         5852                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         6894                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         6894                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      1456687                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1456687                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      1456687                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1456687                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     62445809                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     62445809                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     16681500                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     16681500                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        19391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        19391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        17763                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        17763                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     79127309                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     79127309                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     79127309                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     79127309                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.017625                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.017625                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.021347                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.021347                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.301789                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.301789                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.388110                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.388110                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.018409                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.018409                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.018409                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.018409                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       598526                       # number of writebacks
system.cpu08.dcache.writebacks::total          598526                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          106010                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         366689487                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          106010                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         3459.008461                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       735206436                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      735206436                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    367444203                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     367444203                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    367444203                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      367444203                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    367444203                       # number of overall hits
system.cpu08.icache.overall_hits::total     367444203                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       106010                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       106010                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       106010                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       106010                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       106010                       # number of overall misses
system.cpu08.icache.overall_misses::total       106010                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    367550213                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    367550213                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    367550213                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    367550213                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    367550213                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    367550213                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000288                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000288                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       106010                       # number of writebacks
system.cpu08.icache.writebacks::total          106010                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1296                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    38272                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   4572     30.25%     30.25% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   690      4.57%     34.81% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   783      5.18%     39.99% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  9070     60.01%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              15115                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    4572     46.18%     46.18% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    690      6.97%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    783      7.91%     61.05% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   3856     38.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                9901                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           673414229500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              33810000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             132999000      0.02%     99.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             808875000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       674389913500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.425138                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.655045                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1      8.33%      8.33% # number of syscalls executed
system.cpu09.kern.syscall::17                       2     16.67%     25.00% # number of syscalls executed
system.cpu09.kern.syscall::75                       9     75.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                   12                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                 217      1.05%      1.05% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 420      2.03%      3.08% # number of callpals executed
system.cpu09.kern.callpal::tbi                      2      0.01%      3.09% # number of callpals executed
system.cpu09.kern.callpal::swpipl               11916     57.67%     60.76% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1434      6.94%     67.70% # number of callpals executed
system.cpu09.kern.callpal::rti                   1727      8.36%     76.06% # number of callpals executed
system.cpu09.kern.callpal::callsys                156      0.76%     76.82% # number of callpals executed
system.cpu09.kern.callpal::imb                      2      0.01%     76.83% # number of callpals executed
system.cpu09.kern.callpal::rdunique              4788     23.17%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                20662                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            2147                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               420                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               420                      
system.cpu09.kern.mode_good::user                 420                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.195622                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.327230                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     573746759500     84.90%     84.90% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       102072057000     15.10%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    420                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          777201                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         431.169111                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          43819240                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          777201                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           56.380833                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   431.169111                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.842127                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.842127                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        90055105                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       90055105                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     34615608                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      34615608                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data      9199481                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      9199481                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         9436                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         9436                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         7055                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         7055                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     43815089                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       43815089                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     43815089                       # number of overall hits
system.cpu09.dcache.overall_hits::total      43815089                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       599798                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       599798                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       193434                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       193434                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         2845                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         2845                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         4153                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4153                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       793232                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       793232                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       793232                       # number of overall misses
system.cpu09.dcache.overall_misses::total       793232                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     35215406                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     35215406                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data      9392915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      9392915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        12281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        12281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        11208                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        11208                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     44608321                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     44608321                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     44608321                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     44608321                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.017032                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.017032                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.020594                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.020594                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.231659                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.231659                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.370539                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.370539                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.017782                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.017782                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.017782                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.017782                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       322139                       # number of writebacks
system.cpu09.dcache.writebacks::total          322139                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           53522                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         206246558                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           53522                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3853.491237                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    13.187564                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   498.812436                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.025757                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.974243                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       413684844                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      413684844                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    206762139                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     206762139                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    206762139                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      206762139                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    206762139                       # number of overall hits
system.cpu09.icache.overall_hits::total     206762139                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        53522                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        53522                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        53522                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        53522                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        53522                       # number of overall misses
system.cpu09.icache.overall_misses::total        53522                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    206815661                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    206815661                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    206815661                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    206815661                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    206815661                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    206815661                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000259                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000259                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        53522                       # number of writebacks
system.cpu09.icache.writebacks::total           53522                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1293                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    65845                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   6581     33.22%     33.22% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   690      3.48%     36.71% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   989      4.99%     41.70% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 11548     58.30%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              19808                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    6581     46.90%     46.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    690      4.92%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    989      7.05%     58.87% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   5772     41.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               14032                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           672377578000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              33810000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             163762500      0.02%     99.74% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            1770389000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       674345539500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.499827                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.708401                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1      2.86%      2.86% # number of syscalls executed
system.cpu10.kern.syscall::17                       1      2.86%      5.71% # number of syscalls executed
system.cpu10.kern.syscall::74                      24     68.57%     74.29% # number of syscalls executed
system.cpu10.kern.syscall::75                       9     25.71%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   35                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 747      2.40%      2.40% # number of callpals executed
system.cpu10.kern.callpal::swpctx                1139      3.66%      6.06% # number of callpals executed
system.cpu10.kern.callpal::tbi                      4      0.01%      6.07% # number of callpals executed
system.cpu10.kern.callpal::swpipl               15827     50.84%     56.91% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1524      4.90%     61.80% # number of callpals executed
system.cpu10.kern.callpal::rti                   2321      7.46%     69.26% # number of callpals executed
system.cpu10.kern.callpal::callsys                345      1.11%     70.37% # number of callpals executed
system.cpu10.kern.callpal::imb                      4      0.01%     70.38% # number of callpals executed
system.cpu10.kern.callpal::rdunique              9221     29.62%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                31132                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            3460                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               997                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               997                      
system.cpu10.kern.mode_good::user                 997                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.288150                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.447386                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2746158503500     93.32%     93.32% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       196491870000      6.68%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                   1139                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         1579534                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         482.664843                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          85221479                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         1579534                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           53.953558                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2347878139500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    41.122844                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   441.541999                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.080318                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.862387                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.942705                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       173454769                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      173454769                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     66584386                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      66584386                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     17686187                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     17686187                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        15598                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        15598                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        12858                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        12858                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     84270573                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       84270573                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     84270573                       # number of overall hits
system.cpu10.dcache.overall_hits::total      84270573                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      1225729                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      1225729                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       385090                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       385090                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         6342                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         6342                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         7554                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         7554                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      1610819                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1610819                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      1610819                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1610819                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     67810115                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     67810115                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     18071277                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     18071277                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        21940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        21940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        20412                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        20412                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     85881392                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     85881392                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     85881392                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     85881392                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.018076                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.018076                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021310                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021310                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.289061                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.289061                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.370076                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.370076                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.018756                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.018756                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.018756                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.018756                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       638576                       # number of writebacks
system.cpu10.dcache.writebacks::total          638576                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          122054                       # number of replacements
system.cpu10.icache.tags.tagsinuse         502.519958                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         397830870                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          122054                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         3259.466056                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2356916508500                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    45.918780                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   456.601178                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.089685                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.891799                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.981484                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       797208095                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      797208095                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    398420836                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     398420836                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    398420836                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      398420836                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    398420836                       # number of overall hits
system.cpu10.icache.overall_hits::total     398420836                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       122141                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       122141                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       122141                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       122141                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       122141                       # number of overall misses
system.cpu10.icache.overall_misses::total       122141                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    398542977                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    398542977                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    398542977                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    398542977                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    398542977                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    398542977                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000306                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000306                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000306                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000306                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000306                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000306                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       122054                       # number of writebacks
system.cpu10.icache.writebacks::total          122054                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   1372                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    49740                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   6142     32.90%     32.90% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   690      3.70%     36.60% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   947      5.07%     41.67% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 10888     58.33%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              18667                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    6142     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    690      5.26%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    947      7.22%     59.34% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   5330     40.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               13109                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           672600016500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              33810000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             157058000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            1554697500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       674345582000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.489530                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.702255                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      4.35%      4.35% # number of syscalls executed
system.cpu11.kern.syscall::74                      15     65.22%     69.57% # number of syscalls executed
system.cpu11.kern.syscall::75                       7     30.43%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   23                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 504      1.96%      1.96% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 946      3.68%      5.64% # number of callpals executed
system.cpu11.kern.callpal::tbi                      3      0.01%      5.65% # number of callpals executed
system.cpu11.kern.callpal::swpipl               14934     58.05%     63.70% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1494      5.81%     69.51% # number of callpals executed
system.cpu11.kern.callpal::rti                   2108      8.19%     77.70% # number of callpals executed
system.cpu11.kern.callpal::callsys                134      0.52%     78.22% # number of callpals executed
system.cpu11.kern.callpal::imb                      3      0.01%     78.24% # number of callpals executed
system.cpu11.kern.callpal::rdunique              5599     21.76%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                25725                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            3054                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               714                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               714                      
system.cpu11.kern.mode_good::user                 714                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.233792                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.378981                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2821803362000     95.87%     95.87% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       121537611000      4.13%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    946                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          961990                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         465.529209                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          53497983                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          961990                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           55.611787                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2355523282500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    45.301339                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   420.227869                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.088479                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.820758                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.909237                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       108205843                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      108205843                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     41462995                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      41462995                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     11122342                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     11122342                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        12966                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        12966                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        10048                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        10048                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     52585337                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       52585337                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     52585337                       # number of overall hits
system.cpu11.dcache.overall_hits::total      52585337                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       745066                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       745066                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       244516                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       244516                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         5221                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5221                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         6645                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         6645                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data       989582                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       989582                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data       989582                       # number of overall misses
system.cpu11.dcache.overall_misses::total       989582                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     42208061                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     42208061                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     11366858                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     11366858                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        18187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        18187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        16693                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        16693                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     53574919                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     53574919                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     53574919                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     53574919                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.017652                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.017652                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.021511                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.021511                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.287073                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.287073                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.398071                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.398071                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.018471                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.018471                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.018471                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.018471                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       408316                       # number of writebacks
system.cpu11.dcache.writebacks::total          408316                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           89836                       # number of replacements
system.cpu11.icache.tags.tagsinuse         501.432698                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         249254210                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           89836                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2774.547064                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2365290503500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    51.957936                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   449.474762                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.101480                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.877880                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.979361                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       496238703                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      496238703                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    247984467                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     247984467                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    247984467                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      247984467                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    247984467                       # number of overall hits
system.cpu11.icache.overall_hits::total     247984467                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        89923                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        89923                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        89923                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        89923                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        89923                       # number of overall misses
system.cpu11.icache.overall_misses::total        89923                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    248074390                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    248074390                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    248074390                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    248074390                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    248074390                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    248074390                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000362                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000362                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000362                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000362                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000362                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000362                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        89836                       # number of writebacks
system.cpu11.icache.writebacks::total           89836                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1286                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    60463                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   6603     33.31%     33.31% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   690      3.48%     36.79% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   959      4.84%     41.63% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 11571     58.37%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              19823                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    6603     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    690      4.90%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    959      6.81%     58.59% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   5833     41.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               14085                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           672439781000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              33810000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             162570500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            1709463000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       674345624500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.504105                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.710538                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      2.33%      2.33% # number of syscalls executed
system.cpu12.kern.syscall::71                       1      2.33%      4.65% # number of syscalls executed
system.cpu12.kern.syscall::74                      25     58.14%     62.79% # number of syscalls executed
system.cpu12.kern.syscall::75                      16     37.21%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   43                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                 843      2.85%      2.85% # number of callpals executed
system.cpu12.kern.callpal::swpctx                1151      3.89%      6.75% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.01%      6.76% # number of callpals executed
system.cpu12.kern.callpal::swpipl               15943     53.94%     60.70% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1522      5.15%     65.85% # number of callpals executed
system.cpu12.kern.callpal::rti                   2247      7.60%     73.45% # number of callpals executed
system.cpu12.kern.callpal::callsys                263      0.89%     74.34% # number of callpals executed
system.cpu12.kern.callpal::imb                      4      0.01%     74.35% # number of callpals executed
system.cpu12.kern.callpal::rdunique              7581     25.65%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                29558                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            3398                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               928                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               928                      
system.cpu12.kern.mode_good::user                 928                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.273102                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.429034                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2783361527500     94.57%     94.57% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       159856761500      5.43%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                   1151                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         1251456                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         474.338804                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          69916730                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         1251456                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           55.868309                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2344946881500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    39.522399                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   434.816405                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.077192                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.849251                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.926443                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       141927942                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      141927942                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     54432474                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      54432474                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     14569262                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     14569262                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        14960                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14960                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        11838                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        11838                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     69001736                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       69001736                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     69001736                       # number of overall hits
system.cpu12.dcache.overall_hits::total      69001736                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       960974                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       960974                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       321147                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       321147                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         6368                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         6368                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         7802                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         7802                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      1282121                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1282121                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      1282121                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1282121                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     55393448                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     55393448                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     14890409                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     14890409                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        21328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        21328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        19640                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        19640                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     70283857                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     70283857                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     70283857                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     70283857                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.017348                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.017348                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.021567                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.021567                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.298575                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.298575                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.397251                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.397251                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.018242                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.018242                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.018242                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.018242                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       555815                       # number of writebacks
system.cpu12.dcache.writebacks::total          555815                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          111979                       # number of replacements
system.cpu12.icache.tags.tagsinuse         502.817060                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         326155681                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          111979                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2912.650417                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2355020633500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    44.441460                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   458.375600                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.086800                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.895265                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.982065                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       650646580                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      650646580                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    325155191                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     325155191                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    325155191                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      325155191                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    325155191                       # number of overall hits
system.cpu12.icache.overall_hits::total     325155191                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       112066                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       112066                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       112066                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       112066                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       112066                       # number of overall misses
system.cpu12.icache.overall_misses::total       112066                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    325267257                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    325267257                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    325267257                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    325267257                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    325267257                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    325267257                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000345                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000345                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       111979                       # number of writebacks
system.cpu12.icache.writebacks::total          111979                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1344                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    58420                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   7770     35.40%     35.40% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   690      3.14%     38.54% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   925      4.21%     42.75% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 12566     57.25%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              21951                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    7770     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    690      4.22%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    925      5.65%     57.37% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   6973     42.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               16358                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           672538949500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              33810000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             155426500      0.02%     99.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            1617481000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       674345667000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.554910                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.745205                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        2     11.11%     11.11% # number of syscalls executed
system.cpu13.kern.syscall::4                        4     22.22%     33.33% # number of syscalls executed
system.cpu13.kern.syscall::17                       1      5.56%     38.89% # number of syscalls executed
system.cpu13.kern.syscall::75                      11     61.11%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   18                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 311      0.97%      0.97% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 917      2.87%      3.84% # number of callpals executed
system.cpu13.kern.callpal::tbi                      3      0.01%      3.85% # number of callpals executed
system.cpu13.kern.callpal::swpipl               18086     56.60%     60.45% # number of callpals executed
system.cpu13.kern.callpal::rdps                  2291      7.17%     67.62% # number of callpals executed
system.cpu13.kern.callpal::rti                   2258      7.07%     74.69% # number of callpals executed
system.cpu13.kern.callpal::callsys                441      1.38%     76.07% # number of callpals executed
system.cpu13.kern.callpal::imb                      3      0.01%     76.08% # number of callpals executed
system.cpu13.kern.callpal::rdunique              7645     23.92%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                31955                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            3175                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               906                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               906                      
system.cpu13.kern.mode_good::user                 906                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.285354                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.444009                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2796164865000     94.99%     94.99% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       147487558500      5.01%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    917                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         1197785                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         465.430107                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          65102089                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         1197785                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           54.352066                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2392645093000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    54.949335                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   410.480773                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.107323                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.801720                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.909043                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       132046344                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      132046344                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     50553907                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      50553907                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     13578813                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     13578813                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        22349                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        22349                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        19395                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        19395                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     64132720                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       64132720                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     64132720                       # number of overall hits
system.cpu13.dcache.overall_hits::total      64132720                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       914478                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       914478                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       310950                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       310950                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         5716                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5716                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6876                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6876                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      1225428                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1225428                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      1225428                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1225428                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     51468385                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     51468385                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     13889763                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     13889763                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        28065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        28065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        26271                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        26271                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     65358148                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     65358148                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     65358148                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     65358148                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.017768                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.017768                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.022387                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.022387                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.203670                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.203670                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.261733                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.261733                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.018749                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.018749                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.018749                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.018749                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       511760                       # number of writebacks
system.cpu13.dcache.writebacks::total          511760                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          116867                       # number of replacements
system.cpu13.icache.tags.tagsinuse         499.677014                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         302834444                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          116867                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         2591.274218                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2420093513500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    62.749366                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   436.927649                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.122557                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.853374                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.975932                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       604137986                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      604137986                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    301893562                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     301893562                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    301893562                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      301893562                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    301893562                       # number of overall hits
system.cpu13.icache.overall_hits::total     301893562                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       116954                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       116954                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       116954                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       116954                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       116954                       # number of overall misses
system.cpu13.icache.overall_misses::total       116954                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    302010516                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    302010516                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    302010516                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    302010516                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    302010516                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    302010516                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000387                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000387                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       116867                       # number of writebacks
system.cpu13.icache.writebacks::total          116867                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1222                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    72374                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   6990     33.06%     33.06% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   690      3.26%     36.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                  1000      4.73%     41.06% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 12461     58.94%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              21141                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    6990     46.76%     46.76% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    690      4.62%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                   1000      6.69%     58.07% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   6268     41.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               14948                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           672263030500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              33810000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             161960000      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            1886909000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       674345709500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.503009                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.707062                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        2      3.45%      3.45% # number of syscalls executed
system.cpu14.kern.syscall::17                      13     22.41%     25.86% # number of syscalls executed
system.cpu14.kern.syscall::74                      38     65.52%     91.38% # number of syscalls executed
system.cpu14.kern.syscall::75                       5      8.62%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   58                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                1101      3.27%      3.27% # number of callpals executed
system.cpu14.kern.callpal::swpctx                1278      3.80%      7.07% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.01%      7.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               17128     50.88%     57.96% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1511      4.49%     62.44% # number of callpals executed
system.cpu14.kern.callpal::rti                   2377      7.06%     69.51% # number of callpals executed
system.cpu14.kern.callpal::callsys                297      0.88%     70.39% # number of callpals executed
system.cpu14.kern.callpal::imb                      4      0.01%     70.40% # number of callpals executed
system.cpu14.kern.callpal::rdunique              9965     29.60%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                33665                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            3655                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1112                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1112                      
system.cpu14.kern.mode_good::user                1112                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.304241                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.466541                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2738887484500     93.07%     93.07% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       203904615500      6.93%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                   1278                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         1588544                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         481.991373                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          88859559                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         1588544                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           55.937739                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2343472600500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    39.921763                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   442.069609                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.077972                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.863417                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.941389                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       180746838                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      180746838                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     69240639                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      69240639                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     18649152                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     18649152                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        17401                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        17401                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        14031                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        14031                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     87889791                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       87889791                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     87889791                       # number of overall hits
system.cpu14.dcache.overall_hits::total      87889791                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      1210081                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      1210081                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       415895                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       415895                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         7367                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         7367                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         8999                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         8999                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      1625976                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1625976                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      1625976                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1625976                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     70450720                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     70450720                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     19065047                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     19065047                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        24768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        24768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        23030                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        23030                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     89515767                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     89515767                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     89515767                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     89515767                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.017176                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.017176                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.021815                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.021815                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.297440                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.297440                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.390751                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.390751                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.018164                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.018164                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.018164                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.018164                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       694540                       # number of writebacks
system.cpu14.dcache.writebacks::total          694540                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          137114                       # number of replacements
system.cpu14.icache.tags.tagsinuse         502.867816                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         414335158                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          137114                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3021.829704                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2351552778500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    43.705067                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   459.162749                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.085361                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.896802                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.982164                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       827984617                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      827984617                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    413786507                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     413786507                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    413786507                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      413786507                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    413786507                       # number of overall hits
system.cpu14.icache.overall_hits::total     413786507                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       137201                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       137201                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       137201                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       137201                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       137201                       # number of overall misses
system.cpu14.icache.overall_misses::total       137201                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    413923708                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    413923708                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    413923708                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    413923708                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    413923708                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    413923708                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000331                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000331                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000331                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000331                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       137114                       # number of writebacks
system.cpu14.icache.writebacks::total          137114                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   1166                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    66300                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   6889     31.97%     31.97% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   690      3.20%     35.18% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                  1308      6.07%     41.25% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 12658     58.75%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              21545                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    6889     44.35%     44.35% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    690      4.44%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                   1308      8.42%     57.21% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   6647     42.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               15534                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           672545213500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              33810000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             165814500      0.02%     99.76% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            1600775000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       674345613000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.525122                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.721003                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::17                       2      4.26%      4.26% # number of syscalls executed
system.cpu15.kern.syscall::74                      29     61.70%     65.96% # number of syscalls executed
system.cpu15.kern.syscall::75                      16     34.04%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   47                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                 999      3.14%      3.14% # number of callpals executed
system.cpu15.kern.callpal::swpctx                1060      3.33%      6.47% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.01%      6.48% # number of callpals executed
system.cpu15.kern.callpal::swpipl               17727     55.70%     62.19% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1522      4.78%     66.97% # number of callpals executed
system.cpu15.kern.callpal::rti                   2240      7.04%     74.01% # number of callpals executed
system.cpu15.kern.callpal::callsys                214      0.67%     74.68% # number of callpals executed
system.cpu15.kern.callpal::imb                      4      0.01%     74.69% # number of callpals executed
system.cpu15.kern.callpal::rdunique              8054     25.31%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                31824                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            3300                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1069                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1069                      
system.cpu15.kern.mode_good::user                1069                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.323939                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.489357                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2737156085500     93.68%     93.68% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       184749744500      6.32%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                   1060                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1510090                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         482.196537                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          80284085                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1510090                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           53.165099                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2343658195500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    43.452529                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   438.744008                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.084868                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.856922                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.941790                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       163634523                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      163634523                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     62642982                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      62642982                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     16825179                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     16825179                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        14369                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        14369                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        11560                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        11560                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     79468161                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       79468161                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     79468161                       # number of overall hits
system.cpu15.dcache.overall_hits::total      79468161                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      1166593                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      1166593                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       374242                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       374242                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         6854                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         6854                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         8210                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         8210                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1540835                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1540835                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1540835                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1540835                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     63809575                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     63809575                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     17199421                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     17199421                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        21223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        21223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        19770                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        19770                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     81008996                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     81008996                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     81008996                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     81008996                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.018282                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.018282                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.021759                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.021759                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.322952                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.322952                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.415276                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.415276                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.019021                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.019021                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.019021                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.019021                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       627790                       # number of writebacks
system.cpu15.dcache.writebacks::total          627790                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          116249                       # number of replacements
system.cpu15.icache.tags.tagsinuse         503.427151                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         373579164                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          116249                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         3213.611850                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2355366029000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    44.973206                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   458.453945                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.087838                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.895418                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.983256                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       750057480                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      750057480                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    374854245                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     374854245                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    374854245                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      374854245                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    374854245                       # number of overall hits
system.cpu15.icache.overall_hits::total     374854245                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       116330                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       116330                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       116330                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       116330                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       116330                       # number of overall misses
system.cpu15.icache.overall_misses::total       116330                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    374970575                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    374970575                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    374970575                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    374970575                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    374970575                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    374970575                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000310                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000310                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       116249                       # number of writebacks
system.cpu15.icache.writebacks::total          116249                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4259                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4259                       # Transaction distribution
system.iobus.trans_dist::WriteReq              163731                       # Transaction distribution
system.iobus.trans_dist::WriteResp             163731                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        82536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        16560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       100498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235482                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235482                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  335980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       330144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         4128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         9315                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       343912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7511400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7511400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7855312                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117741                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117741                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1059669                       # Number of tag accesses
system.iocache.tags.data_accesses             1059669                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          429                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              429                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          429                       # number of demand (read+write) misses
system.iocache.demand_misses::total               429                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          429                       # number of overall misses
system.iocache.overall_misses::total              429                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          429                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            429                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          429                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             429                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          429                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            429                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      25007878                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     11390581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2999333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        12162725                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     11306415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       856310                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                3662                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            9930938                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              27670                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             27670                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      5413081                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       380066                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          4755972                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            88686                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          63491                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          152177                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           2602473                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          2602473                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        1190738                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       8736538                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       211464                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      3064901                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       281114                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      2971357                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       883636                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      9470964                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       433045                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      3542010                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       231107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      3100322                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       340549                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      4501687                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       155697                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      3386376                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       224930                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      3176476                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               35975635                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      7479296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     95475609                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      9951232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     93035524                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     33360256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    326122571                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     15976384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side    113636948                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      8103040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     96517264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     12215872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    140082520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      5489152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    106441924                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      7956224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    101018976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1172862792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         41444785                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          66355000                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.375189                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.952969                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                50420315     75.99%     75.99% # Request fanout histogram
system.l2bus0.snoop_fanout::1                12822389     19.32%     95.31% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  990136      1.49%     96.80% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  605984      0.91%     97.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  440403      0.66%     98.38% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  365777      0.55%     98.93% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  331852      0.50%     99.43% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  332002      0.50%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   45967      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                     101      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                     48      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                     14      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      4      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      8      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value              13                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            66355000                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      22628343                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     10176112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      3057964                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         3056401                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      2232424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       823977                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 168                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            8824188                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              18749                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             18749                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      4357462                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       188972                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          4777600                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            78964                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          57133                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          136097                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           2522408                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          2522408                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         854147                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       7969873                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       233257                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      4203333                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       117445                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side      2310539                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       267568                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      4637216                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       197041                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      2855227                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       245462                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      3717517                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       269521                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      3546442                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       303709                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      4709392                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       263263                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      4449986                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               32326918                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      8143808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    131338220                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      4091072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     71285448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      9307328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    143754204                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      6855552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     89269056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      8537344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    117402756                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      9764288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    110936228                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side     10656512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side    148133868                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      9403712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side    138410236                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1017289632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         24446715                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          46948948                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.347912                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.127556                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                40052663     85.31%     85.31% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 3765844      8.02%     93.33% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  941955      2.01%     95.34% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  591008      1.26%     96.60% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  453779      0.97%     97.56% # Request fanout histogram
system.l2bus1.snoop_fanout::5                  369565      0.79%     98.35% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  320747      0.68%     99.03% # Request fanout histogram
system.l2bus1.snoop_fanout::7                  304493      0.65%     99.68% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  148340      0.32%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                     173      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                    160      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                    125      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                     68      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                     24      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      4      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value              14                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            46948948                       # Request fanout histogram
system.l2cache0.tags.replacements             8414891                       # number of replacements
system.l2cache0.tags.tagsinuse            4005.383175                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              11205606                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             8414891                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.331640                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1428.239043                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.010131                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.020332                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    40.984452                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   218.961398                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    24.133854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   147.307166                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   151.711495                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   748.134477                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    56.717358                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   300.627761                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    25.929204                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   170.156308                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    38.920790                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   248.108082                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    19.558220                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   203.188058                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    26.187024                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   156.488022                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.348691                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000005                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.010006                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.053457                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.005892                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.035964                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.037039                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.182650                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.013847                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.073395                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.006330                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.041542                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.009502                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.060573                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.004775                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.049606                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.006393                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.038205                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.977877                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4001                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2341                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          601                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.976807                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           195294307                       # Number of tag accesses
system.l2cache0.tags.data_accesses          195294307                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      5413081                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      5413081                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       380066                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       380066                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          253                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data          165                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data          222                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data          231                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          105                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data          169                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           39                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data          108                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           1292                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          161                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data           59                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data          124                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data          104                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data           32                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data           31                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data           13                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data           27                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          551                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data         7440                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data        11422                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        32544                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data        20075                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data        10736                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data        13692                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data         7313                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data         5648                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          108870                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst        62963                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst        88601                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       254776                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       136850                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst        71620                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       103445                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst        43795                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst        63477                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       825527                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data       349646                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data       320079                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       855419                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data       399388                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data       354817                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data       467781                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data       399768                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data       346610                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      3493508                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst        62963                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data       357086                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst        88601                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data       331501                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       254776                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       887963                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       136850                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data       419463                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst        71620                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data       365553                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       103445                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data       481473                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst        43795                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data       407081                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst        63477                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data       352258                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            4427905                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst        62963                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data       357086                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst        88601                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data       331501                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       254776                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       887963                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       136850                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data       419463                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst        71620                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data       365553                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       103445                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data       481473                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst        43795                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data       407081                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst        63477                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data       352258                       # number of overall hits
system.l2cache0.overall_hits::total           4427905                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         6576                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data         8911                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        10993                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data         7430                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         6842                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         7415                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         3924                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         5932                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        58023                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         3791                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         5187                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         6029                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         4928                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         4066                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         4224                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         2388                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         3435                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        34048                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       236292                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       238569                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       553240                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       312216                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       242046                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       373763                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       262192                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       263153                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       2481471                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        31637                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        37025                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       107606                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        46564                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        32877                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        46231                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        26134                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        37137                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       365211                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data       442352                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data       428802                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      1734565                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data       456877                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       432661                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       672019                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data       480953                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data       453767                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      5101996                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        31637                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       678644                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        37025                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data       667371                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       107606                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      2287805                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        46564                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       769093                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        32877                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       674707                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        46231                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      1045782                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        26134                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data       743145                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        37137                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data       716920                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          7948678                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        31637                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       678644                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        37025                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data       667371                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       107606                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      2287805                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        46564                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       769093                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        32877                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       674707                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        46231                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      1045782                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        26134                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data       743145                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        37137                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data       716920                       # number of overall misses
system.l2cache0.overall_misses::total         7948678                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      5413081                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      5413081                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       380066                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       380066                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         6829                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data         9076                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        11215                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data         7661                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         6947                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         7584                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         3963                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         6040                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        59315                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         3952                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         5246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         6153                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         5032                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         4098                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         4255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         2401                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         3462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        34599                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data       243732                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data       249991                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       585784                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data       332291                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data       252782                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       387455                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       269505                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data       268801                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      2590341                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        94600                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       125626                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       362382                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       183414                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       104497                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       149676                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst        69929                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst       100614                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      1190738                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data       791998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data       748881                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      2589984                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data       856265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data       787478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      1139800                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data       880721                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data       800377                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      8595504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        94600                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data      1035730                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       125626                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data       998872                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       362382                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      3175768                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       183414                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data      1188556                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       104497                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      1040260                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       149676                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data      1527255                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst        69929                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      1150226                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst       100614                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      1069178                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       12376583                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        94600                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data      1035730                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       125626                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data       998872                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       362382                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      3175768                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       183414                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data      1188556                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       104497                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      1040260                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       149676                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data      1527255                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst        69929                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      1150226                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst       100614                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      1069178                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      12376583                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.962952                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.981820                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.980205                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.969847                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.984886                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.977716                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.990159                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.982119                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.978218                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.959261                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.988753                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.979847                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.979332                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.992191                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.992714                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.994586                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.992201                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.984075                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.969475                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.954310                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.944444                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.939586                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.957529                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.964662                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.972865                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.978988                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.957971                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.334429                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.294724                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.296941                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.253874                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.314621                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.308874                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.373722                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.369104                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.306710                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.558527                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.572590                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.669720                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.533570                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.549426                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.589594                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.546090                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.566942                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.593566                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.334429                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.655233                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.294724                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.668125                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.296941                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.720394                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.253874                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.647082                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.314621                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.648595                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.308874                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.684746                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.373722                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.646086                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.369104                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.670534                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.642235                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.334429                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.655233                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.294724                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.668125                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.296941                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.720394                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.253874                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.647082                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.314621                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.648595                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.308874                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.684746                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.373722                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.646086                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.369104                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.670534                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.642235                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        4204044                       # number of writebacks
system.l2cache0.writebacks::total             4204044                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             7692183                       # number of replacements
system.l2cache1.tags.tagsinuse            3975.546238                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               9354059                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             7692183                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.216047                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1472.537233                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.112085                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.218947                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.237104                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    83.500236                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   341.334259                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    95.519721                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   178.633615                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    31.552001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   287.481465                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    50.210250                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   196.021039                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    31.989020                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   198.021948                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    43.947752                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   245.460558                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    55.513086                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   284.567318                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    50.569527                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   328.119075                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.359506                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000027                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000053                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000058                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.020386                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.083334                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.023320                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.043612                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.007703                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.070186                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.012258                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.047857                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.007810                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.048345                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.010729                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.059927                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.013553                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.069474                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.012346                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.080107                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.970592                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3804                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1868                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         1936                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.928711                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           175442535                       # Number of tag accesses
system.l2cache1.tags.data_accesses          175442535                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      4357462                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      4357462                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       188972                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       188972                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           98                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data           42                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           96                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           82                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data           67                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data           76                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          142                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data           62                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            665                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data           21                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data           11                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data           26                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           33                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data           25                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           36                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data           37                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data           39                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          228                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data         9812                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data         2629                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data         8306                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data         7283                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data         9686                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data         6188                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data        12376                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data        11387                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           67667                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst        74041                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst        35295                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst        85783                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst        64979                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst        79598                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst        78331                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst        94711                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst        77819                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       590557                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data       466678                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data       230442                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data       524157                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data       322630                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data       415809                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data       383027                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data       506326                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data       515817                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      3364886                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst        74041                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data       476490                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst        35295                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data       233071                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst        85783                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data       532463                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst        64979                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data       329913                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst        79598                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data       425495                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst        78331                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data       389215                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst        94711                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data       518702                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst        77819                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data       527204                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            4023110                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst        74041                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data       476490                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst        35295                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data       233071                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst        85783                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data       532463                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst        64979                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data       329913                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst        79598                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data       425495                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst        78331                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data       389215                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst        94711                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data       518702                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst        77819                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data       527204                       # number of overall hits
system.l2cache1.overall_hits::total           4023110                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data         6632                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data         3306                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data         6685                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         6259                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         7483                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         7200                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data         9788                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         9802                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        57155                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         4471                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         2746                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         4426                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         3860                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         4640                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         4304                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         5519                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         5064                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        35030                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       335091                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data       185699                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       365127                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       227389                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       299712                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       293627                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       387762                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       348963                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       2443370                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        31969                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        18227                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst        36358                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        24944                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        32468                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst        38623                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst        42490                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        38511                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       263590                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data       625683                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data       365832                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data       691785                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       414471                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data       535377                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       523336                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data       693252                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       642773                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      4492509                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        31969                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data       960774                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        18227                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data       551531                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst        36358                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      1056912                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        24944                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data       641860                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        32468                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data       835089                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst        38623                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data       816963                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst        42490                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      1081014                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        38511                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       991736                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          7199469                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        31969                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data       960774                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        18227                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data       551531                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst        36358                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      1056912                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        24944                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data       641860                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        32468                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data       835089                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst        38623                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data       816963                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst        42490                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      1081014                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        38511                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       991736                       # number of overall misses
system.l2cache1.overall_misses::total         7199469                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      4357462                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      4357462                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       188972                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       188972                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data         6730                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data         3348                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data         6781                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         6341                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         7550                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         7276                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data         9930                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         9864                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        57820                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         4492                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         2757                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         4452                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         3893                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         4665                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         4340                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         5556                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         5103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        35258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data       344903                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data       188328                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data       373433                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data       234672                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data       309398                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data       299815                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data       400138                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       360350                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      2511037                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       106010                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst        53522                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       122141                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst        89923                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       112066                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst       116954                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst       137201                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst       116330                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       854147                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      1092361                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data       596274                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      1215942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data       737101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data       951186                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data       906363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      1199578                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      1158590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      7857395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       106010                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      1437264                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst        53522                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data       784602                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       122141                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      1589375                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst        89923                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data       971773                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       112066                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      1260584                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst       116954                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data      1206178                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst       137201                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data      1599716                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst       116330                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data      1518940                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       11222579                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       106010                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      1437264                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst        53522                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data       784602                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       122141                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      1589375                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst        89923                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data       971773                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       112066                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      1260584                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst       116954                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data      1206178                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst       137201                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data      1599716                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst       116330                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data      1518940                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      11222579                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.985438                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.987455                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.985843                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.987068                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.991126                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.989555                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.985700                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.993715                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.988499                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.995325                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.996010                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.994160                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.991523                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.994641                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.991705                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.993341                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.992357                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993533                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.971551                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.986040                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.977758                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.968965                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.968694                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.979361                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.969071                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.968400                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.973052                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.301566                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.340552                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.297672                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.277393                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.289722                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.330241                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.309692                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.331050                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.308600                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.572780                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.613530                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.568929                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.562299                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.562852                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.577402                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.577913                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.554789                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.571756                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.301566                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.668474                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.340552                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.702944                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.297672                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.664986                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.277393                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.660504                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.289722                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.662462                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.330241                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.677315                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.309692                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.675754                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.331050                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.652913                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.641516                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.301566                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.668474                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.340552                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.702944                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.297672                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.664986                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.277393                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.660504                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.289722                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.662462                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.330241                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.677315                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.309692                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.675754                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.331050                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.652913                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.641516                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        3388341                       # number of writebacks
system.l2cache1.writebacks::total             3388341                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               3830                       # Transaction distribution
system.membus0.trans_dist::ReadResp           5794932                       # Transaction distribution
system.membus0.trans_dist::WriteReq             46419                       # Transaction distribution
system.membus0.trans_dist::WriteResp            46419                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      4385093                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         3349681                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          121568                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         91750                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         137822                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          2519141                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         2503056                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      5791102                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       117312                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1243373                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     22395973                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        62664                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     23702010                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       932736                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        37834                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       970570                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         7296                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       345561                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       352857                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              25025437                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     34848768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    742845440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       197448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    777891656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     26242432                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       146464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     26388896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      7379776                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      7535424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              811815976                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        32134281                       # Total snoops (count)
system.membus0.snoop_fanout::samples         48578207                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.659974                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.473718                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               16517854     34.00%     34.00% # Request fanout histogram
system.membus0.snoop_fanout::3               32060353     66.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           48578207                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                168                       # Transaction distribution
system.membus1.trans_dist::ReadResp           9783058                       # Transaction distribution
system.membus1.trans_dist::WriteReq             18749                       # Transaction distribution
system.membus1.trans_dist::WriteResp            18749                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      7619066                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         6088357                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          129792                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         85639                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         138594                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          5026003                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         5006194                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      9782890                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     20225691                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1022230                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     21247921                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     22449338                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     22449338                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              43697259                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    651035392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     26680480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    677715872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    756552192                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    756552192                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1434268064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1609469                       # Total snoops (count)
system.membus1.snoop_fanout::samples         30825116                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.049584                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.217084                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               29296682     95.04%     95.04% # Request fanout histogram
system.membus1.snoop_fanout::2                1528434      4.96%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           30825116                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      9230832                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.704275                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        32027                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      9230832                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003470                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.225261                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.007779                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.510508                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.007261                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.479189                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.039148                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.260991                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.020111                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.708313                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.008320                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.580107                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.006521                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.645579                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.013685                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.680205                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.007420                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.503830                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000047                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.576579                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000486                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.031907                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.000454                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.029949                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.002447                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.141312                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.001257                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.044270                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000520                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.036257                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000408                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.040349                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000855                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.042513                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000464                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.031489                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.981517                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    132149954                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    132149954                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      4238339                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      4238339                       # number of WritebackDirty hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data           17                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data           28                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           95                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data           76                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data           34                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data           41                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data           22                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data           40                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          353                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          364                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data          297                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          976                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data          482                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          289                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          414                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          394                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data          353                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         3569                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data          381                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data          325                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         1071                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          558                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          323                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data          455                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data          416                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data          393                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         3922                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data          381                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data          325                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         1071                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          558                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          323                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data          455                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data          416                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data          393                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         3922                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data         2527                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data         5115                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data         7374                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data         3773                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data         3689                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data         4002                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data         2162                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data         3113                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        31755                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         1233                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         2176                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         2512                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data         1809                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data         1839                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         1841                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data          984                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         1465                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        13859                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       232410                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       235306                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       549534                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       307419                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       238118                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       370492                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data       257261                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       258440                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      2448980                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        11539                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data       416824                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst        14286                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data       406461                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        33302                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      1686301                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst        19096                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data       434106                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst        14280                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       414562                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst        19156                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       641115                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst        13614                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data       462684                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst        15823                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data       427015                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           63                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      5030227                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       114880                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       114880                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        11539                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       649234                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst        14286                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data       641767                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        33302                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      2235835                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst        19096                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data       741525                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst        14280                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       652680                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst        19156                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      1011607                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst        13614                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data       719945                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst        15823                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data       685455                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      7479207                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        11539                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       649234                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst        14286                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data       641767                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        33302                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      2235835                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst        19096                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data       741525                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst        14280                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       652680                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst        19156                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      1011607                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst        13614                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data       719945                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst        15823                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data       685455                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           63                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      7479207                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      4238339                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      4238339                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data         2527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data         5115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data         7374                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data         3773                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data         3689                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data         4002                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data         2162                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data         3113                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        31755                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         1233                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         2176                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         2513                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data         1809                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data         1839                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         1841                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data          984                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         1465                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        13860                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       232427                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       235334                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       549629                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       307495                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       238152                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       370533                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data       257283                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       258480                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      2449333                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        11539                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data       417188                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst        14286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data       406758                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        33302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      1687277                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst        19096                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data       434588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst        14280                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       414851                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst        19156                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       641529                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst        13614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data       463078                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst        15823                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data       427368                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      5033796                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       114880                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       114880                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        11539                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       649615                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst        14286                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data       642092                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        33302                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      2236906                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst        19096                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data       742083                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst        14280                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       653003                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst        19156                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      1012062                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst        13614                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data       720361                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst        15823                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data       685848                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      7483129                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        11539                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       649615                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst        14286                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data       642092                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        33302                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      2236906                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst        19096                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data       742083                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst        14280                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       653003                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst        19156                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      1012062                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst        13614                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data       720361                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst        15823                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data       685848                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      7483129                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999602                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999928                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999927                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.999881                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999827                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.999753                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999857                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.999889                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999914                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999845                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999856                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999127                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999270                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999422                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.998891                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999303                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999355                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999149                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999174                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999291                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999413                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.999494                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999521                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999248                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999505                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999550                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999423                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999427                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999476                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999413                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.999494                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999521                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999248                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999505                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999550                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999423                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999427                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999476                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      4234409                       # number of writebacks
system.numa_caches_downward0.writebacks::total      4234409                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       357396                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.320629                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        26209                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       357396                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.073333                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.299068                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.477938                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.630017                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.365953                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.443857                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.302376                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.329562                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.271322                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.342862                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.367460                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.625901                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.516100                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     1.193918                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.440574                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.617495                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.779326                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.316901                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.268692                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.029871                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.039376                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.022872                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.027741                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.018899                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.020598                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.016958                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.021429                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.022966                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.039119                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.032256                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.074620                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.027536                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.038593                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.048708                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.082306                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.832539                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      4972025                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      4972025                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        65833                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        65833                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus08.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus13.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data            7                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data            6                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total           17                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus12.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus13.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            9                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data           13                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data           11                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data            8                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data           42                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data           18                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data           17                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total          130                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          285                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data          166                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data           69                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          103                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data           69                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          360                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          134                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst            8                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          140                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1346                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          294                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data          179                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data           81                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          114                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data           77                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data          402                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data          152                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst            8                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data          157                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         1476                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          294                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data          179                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data           81                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          114                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data           77                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data          402                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data          152                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst            8                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data          157                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         1476                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         3098                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         1695                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         3342                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         3036                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         3357                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         2820                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         4209                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         3833                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        25390                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         2503                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         1516                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         2535                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         2285                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         2484                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         2133                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         2832                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         2837                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        19125                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data         1704                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data         4344                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data         2117                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data         2269                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data         1814                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data         5958                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data         2193                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data         2522                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        22921                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst        18051                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data        29647                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst         9469                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data        18273                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst        21544                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data        19627                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst        15845                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        15271                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst        18505                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data        17347                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst        23695                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data        29252                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst        22337                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data        21505                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst        21176                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        22820                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       324364                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst        18051                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data        31351                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst         9469                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data        22617                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst        21544                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data        21744                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst        15845                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        17540                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst        18505                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data        19161                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst        23695                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data        35210                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst        22337                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data        23698                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst        21176                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        25342                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       347285                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst        18051                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data        31351                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst         9469                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data        22617                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst        21544                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data        21744                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst        15845                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        17540                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst        18505                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data        19161                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst        23695                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data        35210                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst        22337                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data        23698                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst        21176                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        25342                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       347285                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        65833                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        65833                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         3099                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         1695                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         3342                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         3036                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         3358                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         2822                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         4216                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         3839                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        25407                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         2504                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         1516                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         2536                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         2285                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         2485                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         2134                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         2833                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         2837                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        19130                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data         1713                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data         4357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data         2129                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data         2280                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data         1822                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data         6000                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data         2211                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data         2539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        23051                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst        18051                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data        29932                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst         9469                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data        18439                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst        21548                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data        19696                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst        15848                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        15374                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst        18506                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data        17416                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst        23695                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data        29612                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst        22341                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data        21639                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        21184                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        22960                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       325710                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst        18051                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data        31645                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst         9469                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data        22796                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst        21548                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data        21825                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst        15848                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        17654                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst        18506                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data        19238                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst        23695                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data        35612                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst        22341                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data        23850                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        21184                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        25499                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       348761                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst        18051                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data        31645                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst         9469                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data        22796                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst        21548                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data        21825                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst        15848                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        17654                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst        18506                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data        19238                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst        23695                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data        35612                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst        22341                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data        23850                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        21184                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        25499                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       348761                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data     0.999677                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data     0.999702                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data     0.999291                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.998340                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.998437                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999331                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999601                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.999606                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.999598                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.999531                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999647                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999739                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.994746                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.997016                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.994364                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.995175                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.995609                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.993000                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.991859                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.993304                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.994360                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.990478                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.990997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999814                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.996497                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999811                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.993300                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.999946                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.996038                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.987843                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999821                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.993807                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999622                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.993902                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.995867                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.990709                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.992148                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.999814                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.996289                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.999811                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.993543                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.999946                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.995998                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.988712                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.999821                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.993627                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.999622                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.993843                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.995768                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.990709                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.992148                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.999814                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.996289                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.999811                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.993543                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.999946                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.995998                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.988712                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.999821                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.993627                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.999622                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.993843                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.995768                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        64640                       # number of writebacks
system.numa_caches_downward1.writebacks::total        64640                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       355801                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.263424                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        24892                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       355801                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.069960                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.165278                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.535966                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.723834                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.420665                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.492061                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.397336                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.402087                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.328497                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.383042                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.433489                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.670799                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.609470                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     1.212624                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.500244                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.665728                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.897862                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.424443                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.197830                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.033498                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.045240                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.026292                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.030754                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.024833                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.025130                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.020531                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.023940                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.027093                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.041925                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.038092                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.075789                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.031265                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.041608                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.056116                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.089028                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.828964                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      4946212                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      4946212                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        64640                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        64640                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus08.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus12.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus13.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus14.data            5                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total           14                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data           10                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data           12                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data            6                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data           19                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data           13                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data           20                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           86                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data          236                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data           61                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           75                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data           66                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           55                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          194                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data           85                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          112                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          898                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data          239                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data           64                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           85                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data           78                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           61                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          213                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data           98                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst            7                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          132                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          984                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data          239                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data           64                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           85                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data           78                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           61                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          213                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data           98                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst            7                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          132                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          984                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         3096                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         1695                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         3341                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         3036                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         3355                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         2818                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         4204                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         3831                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        25376                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         2503                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         1516                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         2535                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         2285                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         2484                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         2133                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         2832                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         2837                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        19125                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data         1701                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data         4341                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data         2107                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data         2257                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data         1808                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data         5939                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data         2180                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data         2502                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        22835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst        18051                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data        29411                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst         9469                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data        18212                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst        21543                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data        19552                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst        15843                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        15205                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst        18503                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data        17292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst        23694                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data        29058                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst        22336                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data        21420                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst        21169                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        22708                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       323466                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst        18051                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data        31112                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst         9469                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data        22553                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst        21543                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data        21659                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst        15843                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        17462                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst        18503                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data        19100                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst        23694                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data        34997                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst        22336                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data        23600                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst        21169                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        25210                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       346301                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst        18051                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data        31112                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst         9469                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data        22553                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst        21543                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data        21659                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst        15843                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        17462                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst        18503                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data        19100                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst        23694                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data        34997                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst        22336                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data        23600                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst        21169                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        25210                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       346301                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        64640                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        64640                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         3098                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         1695                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         3342                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         3036                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         3357                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         2820                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         4209                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         3833                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        25390                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         2503                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         1516                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         2535                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         2285                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         2484                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         2133                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         2832                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         2837                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        19125                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data         1704                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data         4344                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data         2117                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data         2269                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data         1814                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data         5958                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data         2193                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data         2522                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        22921                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst        18051                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data        29647                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst         9469                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data        18273                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst        21544                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data        19627                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst        15845                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        15271                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst        18505                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data        17347                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst        23695                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data        29252                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst        22337                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data        21505                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst        21176                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        22820                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       324364                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst        18051                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data        31351                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst         9469                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data        22617                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst        21544                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data        21744                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst        15845                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        17540                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst        18505                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data        19161                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst        23695                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data        35210                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst        22337                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data        23698                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst        21176                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        25342                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       347285                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst        18051                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data        31351                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst         9469                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data        22617                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst        21544                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data        21744                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst        15845                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        17540                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst        18505                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data        19161                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst        23695                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data        35210                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst        22337                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data        23698                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst        21176                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        25342                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       347285                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data     0.999354                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data     0.999701                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data     0.999404                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data     0.999291                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data     0.998812                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data     0.999478                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999449                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.998239                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.999309                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.995276                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.994711                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.996692                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.996811                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.994072                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.992070                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.996248                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.992040                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.996662                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999954                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.996179                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999874                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.995678                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.999892                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.996829                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999958                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.993368                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.996047                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999669                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.995092                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997232                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.992377                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.997170                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.999954                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.996091                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.999874                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.995553                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.999892                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.996816                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.999958                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.993951                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.995865                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.999669                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.994791                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.997167                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.992377                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.997170                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.999954                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.996091                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.999874                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.995553                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.999892                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.996816                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.999958                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.993951                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.995865                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.999669                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.994791                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.997167                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        63737                       # number of writebacks
system.numa_caches_upward0.writebacks::total        63737                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      9223925                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.649243                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        31460                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      9223925                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003411                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.178963                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.007977                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.504067                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.007915                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.484971                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.040781                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.260082                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.025008                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.712597                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.008867                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.571562                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.006664                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.641030                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.013837                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.673119                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.010444                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.501315                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000044                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.573685                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000499                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.031504                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.000495                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.030311                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.002549                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.141255                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.001563                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.044537                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000554                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.035723                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000416                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.040064                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000865                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.042070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000653                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.031332                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.978078                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    132194260                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    132194260                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      4234409                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      4234409                       # number of WritebackDirty hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           72                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data           50                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data           29                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data           30                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data           18                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          238                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data          471                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data          302                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          971                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          387                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data          375                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data          352                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data          300                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data          278                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         3436                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data          484                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data          315                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         1043                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data          437                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data          404                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data          382                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data          313                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data          296                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         3674                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data          484                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data          315                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         1043                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data          437                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data          404                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data          382                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data          313                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data          296                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         3674                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data         2527                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data         5115                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data         7381                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data         3774                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data         3689                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data         4002                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data         2162                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data         3113                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        31763                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         1233                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         2176                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         2511                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data         1807                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data         1839                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         1841                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data          984                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         1465                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        13856                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       232397                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       235293                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       549455                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       307368                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       238089                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       370462                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data       257248                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       258422                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       114880                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2563614                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        11539                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data       416353                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst        14286                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data       406159                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        33302                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      1685330                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst        19096                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data       433719                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst        14280                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       414187                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst        19156                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       640763                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst        13614                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data       462384                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst        15823                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data       426737                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           63                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      5026791                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        11539                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       648750                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst        14286                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data       641452                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        33302                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      2234785                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst        19096                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data       741087                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst        14280                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       652276                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst        19156                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      1011225                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst        13614                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data       719632                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst        15823                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data       685159                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       114943                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      7590405                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        11539                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       648750                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst        14286                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data       641452                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        33302                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      2234785                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst        19096                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data       741087                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst        14280                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       652276                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst        19156                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      1011225                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst        13614                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data       719632                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst        15823                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data       685159                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       114943                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      7590405                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      4234409                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      4234409                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data         2527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data         5115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data         7381                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data         3774                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data         3689                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data         4002                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data         2162                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data         3113                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        31763                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         1233                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         2176                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         2512                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data         1809                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data         1839                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         1841                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data          984                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         1465                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        13859                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       232410                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       235306                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       549527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       307418                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       238118                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       370492                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data       257261                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       258440                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       114880                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2563852                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        11539                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data       416824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst        14286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data       406461                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        33302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      1686301                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst        19096                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data       434106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst        14280                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       414562                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst        19156                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       641115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst        13614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data       462684                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst        15823                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data       427015                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      5030227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        11539                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       649234                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst        14286                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data       641767                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        33302                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      2235828                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst        19096                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data       741524                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst        14280                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       652680                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst        19156                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      1011607                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst        13614                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data       719945                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst        15823                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data       685455                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       114943                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      7594079                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        11539                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       649234                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst        14286                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data       641767                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        33302                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      2235828                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst        19096                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data       741524                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst        14280                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       652680                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst        19156                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      1011607                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst        13614                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data       719945                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst        15823                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data       685455                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       114943                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      7594079                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999602                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data     0.998894                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total     0.999784                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999944                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.999945                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999869                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999837                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999878                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999919                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999949                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999930                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999907                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.998870                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999257                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999424                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999109                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999095                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999451                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999352                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999349                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999317                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999255                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999509                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999534                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999411                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999381                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999622                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999565                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999568                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999516                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999255                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999509                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999534                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999411                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999381                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999622                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999565                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999568                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999516                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      4230725                       # number of writebacks
system.numa_caches_upward1.writebacks::total      4230725                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           44717284                       # DTB read hits
system.switch_cpus00.dtb.read_misses            18413                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       43767860                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          12067668                       # DTB write hits
system.switch_cpus00.dtb.write_misses            3077                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      11448980                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           56784952                       # DTB hits
system.switch_cpus00.dtb.data_misses            21490                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       55216840                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         258769767                       # ITB hits
system.switch_cpus00.itb.fetch_misses            3866                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     258773633                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1347654528                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         263185733                       # Number of instructions committed
system.switch_cpus00.committedOps           263185733                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    216838832                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     43777203                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            694044                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     18070144                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          216838832                       # number of integer instructions
system.switch_cpus00.num_fp_insts            43777203                       # number of float instructions
system.switch_cpus00.num_int_register_reads    354057368                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    174894166                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     49253046                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     35619619                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            56828296                       # number of memory refs
system.switch_cpus00.num_load_insts          44752324                       # Number of load instructions
system.switch_cpus00.num_store_insts         12075972                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1084511604.086180                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     263142923.913820                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.195260                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.804740                       # Percentage of idle cycles
system.switch_cpus00.Branches                22503680                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     17007667      6.46%      6.46% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       156514333     59.46%     65.93% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        5285360      2.01%     67.93% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     67.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      16926288      6.43%     74.36% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       1570307      0.60%     74.96% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        507618      0.19%     75.15% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      7291053      2.77%     77.92% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        885598      0.34%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       44793868     17.02%     95.28% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      12078346      4.59%     99.87% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       346785      0.13%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        263207223                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           42036486                       # DTB read hits
system.switch_cpus01.dtb.read_misses            23749                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       40553341                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          11705723                       # DTB write hits
system.switch_cpus01.dtb.write_misses            3707                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      10740955                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           53742209                       # DTB hits
system.switch_cpus01.dtb.data_misses            27456                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       51294296                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         239068586                       # ITB hits
system.switch_cpus01.itb.fetch_misses            4854                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     239073440                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1349035536                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         246326587                       # Number of instructions committed
system.switch_cpus01.committedOps           246326587                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    203068517                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     41125415                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            758313                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     17312891                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          203068517                       # number of integer instructions
system.switch_cpus01.num_fp_insts            41125415                       # number of float instructions
system.switch_cpus01.num_int_register_reads    331050428                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    162912084                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     46293867                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     33497315                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            53798893                       # number of memory refs
system.switch_cpus01.num_load_insts          42082441                       # Number of load instructions
system.switch_cpus01.num_store_insts         11716452                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1102488166.445112                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     246547369.554888                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.182758                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.817242                       # Percentage of idle cycles
system.switch_cpus01.Branches                21578678                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     15637092      6.35%      6.35% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       146139511     59.32%     65.67% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        4735965      1.92%     67.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     67.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      15859135      6.44%     74.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp       1468324      0.60%     74.62% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt        454896      0.18%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      6891107      2.80%     77.61% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        837434      0.34%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       42164391     17.12%     95.06% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      11719306      4.76%     99.82% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       446882      0.18%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        246354043                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          119032795                       # DTB read hits
system.switch_cpus02.dtb.read_misses           513454                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      116984156                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          37280635                       # DTB write hits
system.switch_cpus02.dtb.write_misses           13878                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      35429439                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          156313430                       # DTB hits
system.switch_cpus02.dtb.data_misses           527332                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      152413595                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         677651004                       # ITB hits
system.switch_cpus02.itb.fetch_misses            8337                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     677659341                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1347655149                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         689505162                       # Number of instructions committed
system.switch_cpus02.committedOps           689505162                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    552363572                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    141994254                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           4556633                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     45926119                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          552363572                       # number of integer instructions
system.switch_cpus02.num_fp_insts           141994254                       # number of float instructions
system.switch_cpus02.num_int_register_reads    918992724                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    429395368                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    159314404                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    115207439                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           156937128                       # number of memory refs
system.switch_cpus02.num_load_insts         119632782                       # Number of load instructions
system.switch_cpus02.num_store_insts         37304346                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     657791156.617238                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     689863992.382762                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.511899                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.488101                       # Percentage of idle cycles
system.switch_cpus02.Branches                59606804                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     46153129      6.69%      6.69% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       383605985     55.59%     62.28% # Class of executed instruction
system.switch_cpus02.op_class::IntMult       11429623      1.66%     63.94% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     63.94% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      52686261      7.64%     71.57% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       6334717      0.92%     72.49% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       1811146      0.26%     72.75% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     21545562      3.12%     75.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       3850274      0.56%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      119752328     17.35%     93.79% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      37310369      5.41%     99.20% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      5553100      0.80%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        690032494                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           44220621                       # DTB read hits
system.switch_cpus03.dtb.read_misses            23364                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       42389465                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          12998019                       # DTB write hits
system.switch_cpus03.dtb.write_misses            4250                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      11149162                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           57218640                       # DTB hits
system.switch_cpus03.dtb.data_misses            27614                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       53538627                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         247992184                       # ITB hits
system.switch_cpus03.itb.fetch_misses            6702                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     247998886                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1348691739                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         258786961                       # Number of instructions committed
system.switch_cpus03.committedOps           258786961                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    213562820                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     43137504                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            841344                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     18335086                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          213562820                       # number of integer instructions
system.switch_cpus03.num_fp_insts            43137504                       # number of float instructions
system.switch_cpus03.num_int_register_reads    347579237                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    170600937                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     48641827                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     35126893                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            57283565                       # number of memory refs
system.switch_cpus03.num_load_insts          44271344                       # Number of load instructions
system.switch_cpus03.num_store_insts         13012221                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1089738364.123618                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     258953374.876382                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.192003                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.807997                       # Percentage of idle cycles
system.switch_cpus03.Branches                22836341                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     16203909      6.26%      6.26% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       153075536     59.14%     65.41% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        4881989      1.89%     67.29% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      16610706      6.42%     73.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp       1573683      0.61%     74.32% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt        462716      0.18%     74.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      7234447      2.80%     77.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        883727      0.34%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       44385853     17.15%     94.78% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      13016967      5.03%     99.81% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       485042      0.19%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        258814575                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           42643937                       # DTB read hits
system.switch_cpus04.dtb.read_misses            18810                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       41589006                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          11708948                       # DTB write hits
system.switch_cpus04.dtb.write_misses            3352                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      10942305                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           54352885                       # DTB hits
system.switch_cpus04.dtb.data_misses            22162                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       52531311                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         245283319                       # ITB hits
system.switch_cpus04.itb.fetch_misses            4120                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     245287439                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1348685518                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         250334791                       # Number of instructions committed
system.switch_cpus04.committedOps           250334791                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    205196584                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     43550998                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            659866                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     17661010                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          205196584                       # number of integer instructions
system.switch_cpus04.num_fp_insts            43550998                       # number of float instructions
system.switch_cpus04.num_int_register_reads    336190299                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    164016046                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     49074607                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     35571824                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            54399223                       # number of memory refs
system.switch_cpus04.num_load_insts          42680873                       # Number of load instructions
system.switch_cpus04.num_store_insts         11718350                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1098197885.529900                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     250487632.470100                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.185727                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.814273                       # Percentage of idle cycles
system.switch_cpus04.Branches                21970130                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     15974095      6.38%      6.38% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       147835026     59.05%     65.43% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        4741693      1.89%     67.32% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd      16753712      6.69%     74.02% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp       1527508      0.61%     74.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt        451366      0.18%     74.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      7361650      2.94%     77.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        889066      0.36%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     78.10% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       42740548     17.07%     95.17% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      11720040      4.68%     99.86% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       362249      0.14%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        250356953                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           61539498                       # DTB read hits
system.switch_cpus05.dtb.read_misses            23317                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       59907545                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          16979608                       # DTB write hits
system.switch_cpus05.dtb.write_misses            4246                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      15573459                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           78519106                       # DTB hits
system.switch_cpus05.dtb.data_misses            27563                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       75481004                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         351475844                       # ITB hits
system.switch_cpus05.itb.fetch_misses            4606                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     351480450                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1348691903                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         361355855                       # Number of instructions committed
system.switch_cpus05.committedOps           361355855                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    297397354                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     61081387                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            982782                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     25368935                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          297397354                       # number of integer instructions
system.switch_cpus05.num_fp_insts            61081387                       # number of float instructions
system.switch_cpus05.num_int_register_reads    485203047                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    238543411                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     68813622                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     49801226                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            78574825                       # number of memory refs
system.switch_cpus05.num_load_insts          61584508                       # Number of load instructions
system.switch_cpus05.num_store_insts         16990317                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     987118885.277712                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     361573017.722288                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.268092                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.731908                       # Percentage of idle cycles
system.switch_cpus05.Branches                31518049                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     23005263      6.37%      6.37% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       214354252     59.31%     65.68% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        7003065      1.94%     67.62% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     67.62% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd      23599099      6.53%     74.15% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       2178421      0.60%     74.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt        670498      0.19%     74.94% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     10173209      2.82%     77.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       1283155      0.36%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.11% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       61671418     17.07%     95.17% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      16992490      4.70%     99.87% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       452548      0.13%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        361383418                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           49162119                       # DTB read hits
system.switch_cpus06.dtb.read_misses            17770                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       48567429                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          13074410                       # DTB write hits
system.switch_cpus06.dtb.write_misses            2996                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      12744924                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           62236529                       # DTB hits
system.switch_cpus06.dtb.data_misses            20766                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       61312353                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         286285615                       # ITB hits
system.switch_cpus06.itb.fetch_misses            2586                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     286288201                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1348691694                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         288871898                       # Number of instructions committed
system.switch_cpus06.committedOps           288871898                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    237099426                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses     49384106                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            671592                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     20022257                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          237099426                       # number of integer instructions
system.switch_cpus06.num_fp_insts            49384106                       # number of float instructions
system.switch_cpus06.num_int_register_reads    388250524                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    190690861                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads     55621622                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes     40279615                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            62274261                       # number of memory refs
system.switch_cpus06.num_load_insts          49193738                       # Number of load instructions
system.switch_cpus06.num_store_insts         13080523                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1059648858.633155                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     289042835.366845                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.214313                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.785687                       # Percentage of idle cycles
system.switch_cpus06.Branches                24840189                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     18738621      6.49%      6.49% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       171233971     59.27%     65.76% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        5657891      1.96%     67.72% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd      19072549      6.60%     74.32% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp       1765785      0.61%     74.93% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt        541776      0.19%     75.12% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult      8255228      2.86%     77.98% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       1012594      0.35%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       49221321     17.04%     95.36% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      13080985      4.53%     99.89% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       311943      0.11%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        288892664                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           47688840                       # DTB read hits
system.switch_cpus07.dtb.read_misses            18911                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       46675098                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          12867793                       # DTB write hits
system.switch_cpus07.dtb.write_misses            3107                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      12236242                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           60556633                       # DTB hits
system.switch_cpus07.dtb.data_misses            22018                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       58911340                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         276229745                       # ITB hits
system.switch_cpus07.itb.fetch_misses            3536                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     276233281                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1348692117                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         280946662                       # Number of instructions committed
system.switch_cpus07.committedOps           280946662                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    231590414                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     46354009                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            739339                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     19412662                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          231590414                       # number of integer instructions
system.switch_cpus07.num_fp_insts            46354009                       # number of float instructions
system.switch_cpus07.num_int_register_reads    377857068                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    186806888                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     52175524                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     37719629                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            60602138                       # number of memory refs
system.switch_cpus07.num_load_insts          47725860                       # Number of load instructions
system.switch_cpus07.num_store_insts         12876278                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1067576349.437447                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     281115767.562553                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.208436                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.791564                       # Percentage of idle cycles
system.switch_cpus07.Branches                24131842                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     18258017      6.50%      6.50% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       167262220     59.53%     66.03% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        5641890      2.01%     68.04% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     68.04% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd      17934611      6.38%     74.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       1670350      0.59%     75.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt        541799      0.19%     75.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      7706420      2.74%     77.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        952649      0.34%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       47768834     17.00%     95.29% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      12877591      4.58%     99.87% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       354299      0.13%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        280968680                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           62444724                       # DTB read hits
system.switch_cpus08.dtb.read_misses            23602                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       61456205                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          16699066                       # DTB write hits
system.switch_cpus08.dtb.write_misses            4210                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      16043309                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           79143790                       # DTB hits
system.switch_cpus08.dtb.data_misses            27812                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       77499514                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         362823208                       # ITB hits
system.switch_cpus08.itb.fetch_misses            4447                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     362827655                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1348690479                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         367522401                       # Number of instructions committed
system.switch_cpus08.committedOps           367522401                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    301759300                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     62725512                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            886378                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     25500317                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          301759300                       # number of integer instructions
system.switch_cpus08.num_fp_insts            62725512                       # number of float instructions
system.switch_cpus08.num_int_register_reads    494113461                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    242664210                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     70708505                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     51137503                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            79197777                       # number of memory refs
system.switch_cpus08.num_load_insts          62488814                       # Number of load instructions
system.switch_cpus08.num_store_insts         16708963                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     980948059.556061                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     367742419.443939                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.272666                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.727334                       # Percentage of idle cycles
system.switch_cpus08.Branches                31675794                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     23757582      6.46%      6.46% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       217913417     59.29%     65.75% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        7258820      1.97%     67.73% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     67.73% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      24243509      6.60%     74.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp       2246768      0.61%     74.93% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt        695435      0.19%     75.12% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     10469349      2.85%     77.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       1305970      0.36%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       62532903     17.01%     95.34% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      16710116      4.55%     99.89% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       416344      0.11%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        367550213                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           35217761                       # DTB read hits
system.switch_cpus09.dtb.read_misses            11941                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       34668261                       # DTB read accesses
system.switch_cpus09.dtb.write_hits           9405513                       # DTB write hits
system.switch_cpus09.dtb.write_misses            2166                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses       9082823                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           44623274                       # DTB hits
system.switch_cpus09.dtb.data_misses            14107                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       43751084                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         204398996                       # ITB hits
system.switch_cpus09.itb.fetch_misses            2031                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     204401027                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1348781183                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         206801554                       # Number of instructions committed
system.switch_cpus09.committedOps           206801554                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    169846471                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     35231893                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            500691                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     14350052                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          169846471                       # number of integer instructions
system.switch_cpus09.num_fp_insts            35231893                       # number of float instructions
system.switch_cpus09.num_int_register_reads    277979294                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    136587980                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     39681240                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes     28738889                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            44650256                       # number of memory refs
system.switch_cpus09.num_load_insts          35239628                       # Number of load instructions
system.switch_cpus09.num_store_insts          9410628                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1141844505.219379                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     206936677.780621                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.153425                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.846575                       # Percentage of idle cycles
system.switch_cpus09.Branches                17819121                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     13369930      6.46%      6.46% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       122631619     59.30%     65.76% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        4039799      1.95%     67.71% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     67.71% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd      13605555      6.58%     74.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       1260169      0.61%     74.90% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt        386401      0.19%     75.09% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      5891660      2.85%     77.94% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv        720132      0.35%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       35262144     17.05%     95.33% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite       9411056      4.55%     99.89% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       237196      0.11%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        206815661                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           67810609                       # DTB read hits
system.switch_cpus10.dtb.read_misses            23962                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       66721821                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          18091764                       # DTB write hits
system.switch_cpus10.dtb.write_misses            4483                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      17399261                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           85902373                       # DTB hits
system.switch_cpus10.dtb.data_misses            28445                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       84121082                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         393337702                       # ITB hits
system.switch_cpus10.itb.fetch_misses            4608                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     393342310                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1348692372                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         398514532                       # Number of instructions committed
system.switch_cpus10.committedOps           398514532                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    327063124                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     68350680                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            968926                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     27668740                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          327063124                       # number of integer instructions
system.switch_cpus10.num_fp_insts            68350680                       # number of float instructions
system.switch_cpus10.num_int_register_reads    535763715                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    262922628                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     77088826                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     55721196                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            85958108                       # number of memory refs
system.switch_cpus10.num_load_insts          67856037                       # Number of load instructions
system.switch_cpus10.num_store_insts         18102071                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     949940548.246413                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     398751823.753586                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.295658                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.704342                       # Percentage of idle cycles
system.switch_cpus10.Branches                34385493                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     25675759      6.44%      6.44% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       236102082     59.24%     65.68% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        7861571      1.97%     67.66% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     67.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      26383697      6.62%     74.28% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp       2458959      0.62%     74.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        751952      0.19%     75.08% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     11465730      2.88%     77.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       1398946      0.35%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       67910522     17.04%     95.35% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      18103487      4.54%     99.89% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       430272      0.11%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        398542977                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           42210911                       # DTB read hits
system.switch_cpus11.dtb.read_misses            16204                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       41215551                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          11384062                       # DTB write hits
system.switch_cpus11.dtb.write_misses            2958                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      10741616                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           53594973                       # DTB hits
system.switch_cpus11.dtb.data_misses            19162                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       51957167                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         243404803                       # ITB hits
system.switch_cpus11.itb.fetch_misses            3228                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     243408031                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1348692536                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         248055228                       # Number of instructions committed
system.switch_cpus11.committedOps           248055228                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    203789717                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     42263173                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            649433                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     17280288                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          203789717                       # number of integer instructions
system.switch_cpus11.num_fp_insts            42263173                       # number of float instructions
system.switch_cpus11.num_int_register_reads    333434082                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    163726691                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     47641602                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     34445546                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            53634463                       # number of memory refs
system.switch_cpus11.num_load_insts          42242476                       # Number of load instructions
system.switch_cpus11.num_store_insts         11391987                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1100488326.007885                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     248204209.992115                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.184033                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.815967                       # Percentage of idle cycles
system.switch_cpus11.Branches                21513430                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     15926744      6.42%      6.42% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       147012126     59.26%     65.68% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        4890721      1.97%     67.65% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     67.65% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd      16319019      6.58%     74.23% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp       1511381      0.61%     74.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt        468757      0.19%     75.03% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      7068784      2.85%     77.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        877447      0.35%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       42288743     17.05%     95.28% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      11393005      4.59%     99.87% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       317663      0.13%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        248074390                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           55394794                       # DTB read hits
system.switch_cpus12.dtb.read_misses            21249                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       54302408                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          14910139                       # DTB write hits
system.switch_cpus12.dtb.write_misses            3760                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      14208648                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           70304933                       # DTB hits
system.switch_cpus12.dtb.data_misses            25009                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       68511056                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         320067630                       # ITB hits
system.switch_cpus12.itb.fetch_misses            4263                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     320071893                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1348692535                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         325242248                       # Number of instructions committed
system.switch_cpus12.committedOps           325242248                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    267221846                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     55327323                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            817229                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     22666033                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          267221846                       # number of integer instructions
system.switch_cpus12.num_fp_insts            55327323                       # number of float instructions
system.switch_cpus12.num_int_register_reads    437209459                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    214709752                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     62330815                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     45120986                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            70355873                       # number of memory refs
system.switch_cpus12.num_load_insts          55436045                       # Number of load instructions
system.switch_cpus12.num_store_insts         14919828                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1023254518.640869                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     325438016.359131                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.241299                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.758701                       # Percentage of idle cycles
system.switch_cpus12.Branches                28148506                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     20963767      6.45%      6.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       192817905     59.28%     65.72% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        6347940      1.95%     67.68% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     67.68% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      21363852      6.57%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       1982340      0.61%     74.85% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt        606649      0.19%     75.04% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      9247208      2.84%     77.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       1135208      0.35%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     78.23% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       55489238     17.06%     95.29% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      14921341      4.59%     99.88% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       391809      0.12%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        325267257                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           51479660                       # DTB read hits
system.switch_cpus13.dtb.read_misses            18405                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       50210684                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          13916961                       # DTB write hits
system.switch_cpus13.dtb.write_misses            3182                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      13086320                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           65396621                       # DTB hits
system.switch_cpus13.dtb.data_misses            21587                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       63297004                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         295334442                       # ITB hits
system.switch_cpus13.itb.fetch_misses            3271                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     295337713                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1348692678                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         301988929                       # Number of instructions committed
system.switch_cpus13.committedOps           301988929                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    248261876                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     51470224                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            811144                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     21101150                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          248261876                       # number of integer instructions
system.switch_cpus13.num_fp_insts            51470224                       # number of float instructions
system.switch_cpus13.num_int_register_reads    405699686                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    199403946                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     58051266                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     41931563                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            65439703                       # number of memory refs
system.switch_cpus13.num_load_insts          51514891                       # Number of load instructions
system.switch_cpus13.num_store_insts         13924812                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1046524417.541042                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     302168260.458958                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.224045                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.775955                       # Percentage of idle cycles
system.switch_cpus13.Branches                26256747                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     19228150      6.37%      6.37% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       179027564     59.28%     65.65% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        5927843      1.96%     67.61% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     67.61% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd      19871810      6.58%     74.19% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp       1849152      0.61%     74.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt        567561      0.19%     74.99% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      8621354      2.85%     77.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       1068583      0.35%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     78.20% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       51563533     17.07%     95.27% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      13925886      4.61%     99.88% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       359080      0.12%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        302010516                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           70451653                       # DTB read hits
system.switch_cpus14.dtb.read_misses            26709                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       69270581                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          19088028                       # DTB write hits
system.switch_cpus14.dtb.write_misses            5064                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      18220869                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           89539681                       # DTB hits
system.switch_cpus14.dtb.data_misses            31773                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       87491450                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         408186621                       # ITB hits
system.switch_cpus14.itb.fetch_misses            5300                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     408191921                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1348692641                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         413891935                       # Number of instructions committed
system.switch_cpus14.committedOps           413891935                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    340127004                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     70182796                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           1003476                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     28841550                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          340127004                       # number of integer instructions
system.switch_cpus14.num_fp_insts            70182796                       # number of float instructions
system.switch_cpus14.num_int_register_reads    556372450                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    273207683                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     78970456                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     57255205                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            89601880                       # number of memory refs
system.switch_cpus14.num_load_insts          70502217                       # Number of load instructions
system.switch_cpus14.num_store_insts         19099663                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     934551308.353250                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     414141332.646750                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.307069                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.692931                       # Percentage of idle cycles
system.switch_cpus14.Branches                35748244                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     26807326      6.48%      6.48% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       245434235     59.29%     65.77% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        8021504      1.94%     67.71% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     67.71% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd      27105973      6.55%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp       2501299      0.60%     74.86% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        767002      0.19%     75.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     11694295      2.83%     77.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       1442212      0.35%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     78.22% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       70573006     17.05%     95.27% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      19101830      4.61%     99.89% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       475026      0.11%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        413923708                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           63810978                       # DTB read hits
system.switch_cpus15.dtb.read_misses            23686                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       62776339                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          17219491                       # DTB write hits
system.switch_cpus15.dtb.write_misses            4379                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      16416680                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           81030469                       # DTB hits
system.switch_cpus15.dtb.data_misses            28065                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       79193019                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         369864921                       # ITB hits
system.switch_cpus15.itb.fetch_misses            4833                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     369869754                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1348692392                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         374942510                       # Number of instructions committed
system.switch_cpus15.committedOps           374942510                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    307820757                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     64122566                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            904415                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     26064740                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          307820757                       # number of integer instructions
system.switch_cpus15.num_fp_insts            64122566                       # number of float instructions
system.switch_cpus15.num_int_register_reads    504087059                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    247280396                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     72287587                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     52295679                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            81084147                       # number of memory refs
system.switch_cpus15.num_load_insts          63854520                       # Number of load instructions
system.switch_cpus15.num_store_insts         17229627                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     973524768.873796                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     375167623.126204                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.278171                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.721829                       # Percentage of idle cycles
system.switch_cpus15.Branches                32350490                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     24180305      6.45%      6.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       222067837     59.22%     65.67% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        7332603      1.96%     67.63% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     67.63% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd      24751713      6.60%     74.23% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp       2308917      0.62%     74.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt        699428      0.19%     75.03% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     10750813      2.87%     77.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       1302298      0.35%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       63912801     17.04%     95.29% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      17231979      4.60%     99.88% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       431881      0.12%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        374970575                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             168                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        5354759                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          18749                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         18749                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      4299049                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3282551                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        83641                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        57547                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        90137                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       2599164                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      2586773                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      5354591                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     22728138                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     22728138                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1017740                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1017740                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           23745878                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    757023232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    757023232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     26509664                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     26509664                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           783532896                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     24155908                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      39696019                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.604609                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488935                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            15695460     39.54%     39.54% # Request fanout histogram
system.system_bus.snoop_fanout::2            24000559     60.46%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        39696019                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001349                       # Number of seconds simulated
sim_ticks                                  1349334000                       # Number of ticks simulated
final_tick                               2945398464500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2530018041                       # Simulator instruction rate (inst/s)
host_op_rate                               2529990045                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              624070502                       # Simulator tick rate (ticks/s)
host_mem_usage                                 860648                       # Number of bytes of host memory used
host_seconds                                     2.16                       # Real time elapsed on the host
sim_insts                                  5470161360                       # Number of instructions simulated
sim_ops                                    5470161360                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         5440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       213120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data       260864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst        37824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        14464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       117056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data       117312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            770432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       213120                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst        37824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       117056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       374592                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       304576                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         304576                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst         3330                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data         4076                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst          591                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         1829                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         1833                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              12038                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         4759                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              4759                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      4031619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      1280632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst    157944586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data    193327968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     28031607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     10719362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     86750945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     86940669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       426877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       379446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       142292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        47431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       284585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data       284585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            570972050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      4031619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst    157944586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     28031607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     86750945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       426877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       142292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst        94862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst        94862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       277612511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      225723209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           225723209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      225723209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      4031619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      1280632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst    157944586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data    193327968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     28031607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     10719362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     86750945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     86940669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       426877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       379446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       142292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        47431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       284585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data       284585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           796695259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst       100928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data       464000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data        72384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data       478592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1119872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst       100928                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       102784                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       531968                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         531968                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst         1577                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data         7250                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         1131                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         7478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              17498                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8312                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8312                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       142292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst     74798382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data    343873348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       616600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     53644242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       758893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data    354687572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       189723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       142292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data       189723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        94862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       142292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            829944254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst     74798382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       616600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       758893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        76173875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      394244865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           394244865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      394244865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       142292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst     74798382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data    343873348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       616600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     53644242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       758893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data    354687572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       189723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       142292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data       189723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        94862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       142292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1224189118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      719                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    294     41.29%     41.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     12.92%     54.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.28%     54.49% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.14%     54.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   323     45.37%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                712                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     294     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.49%     56.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.29%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    293     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 682                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1386455000     96.53%     96.53% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.48%     97.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.01%     97.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     97.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              42603500      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1436221000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.907121                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.957865                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 522     83.65%     83.65% # number of callpals executed
system.cpu00.kern.callpal::rdps                     7      1.12%     84.78% # number of callpals executed
system.cpu00.kern.callpal::rti                     95     15.22%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  624                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              95                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              34                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         394.287785                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             65320                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             417                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          156.642686                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   394.287785                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.770093                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.770093                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           78848                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          78848                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        24337                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24337                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13643                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13643                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          672                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          571                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          571                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        37980                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          37980                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        37980                       # number of overall hits
system.cpu00.dcache.overall_hits::total         37980                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           84                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           35                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           14                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           14                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          119                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          119                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          119                       # number of overall misses
system.cpu00.dcache.overall_misses::total          119                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        24421                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24421                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        38099                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        38099                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        38099                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        38099                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003440                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003440                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002559                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002559                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.023932                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.023932                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.003123                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.003123                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.003123                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.003123                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu00.dcache.writebacks::total              22                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             154                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1344690                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             666                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2019.054054                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          258242                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         258242                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       128890                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        128890                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       128890                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         128890                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       128890                       # number of overall hits
system.cpu00.icache.overall_hits::total        128890                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          154                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          154                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          154                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          154                       # number of overall misses
system.cpu00.icache.overall_misses::total          154                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       129044                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       129044                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       129044                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       129044                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       129044                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       129044                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001193                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001193                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001193                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001193                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001193                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001193                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          154                       # number of writebacks
system.cpu00.icache.writebacks::total             154                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     6335                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   2116     49.21%     49.21% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      0.05%     49.26% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.02%     49.28% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  2181     50.72%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               4300                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    2116     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.02%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   2115     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                4234                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              847663000     66.68%     66.68% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     66.68% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     66.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             423401500     33.30%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1271327000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.969739                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.984651                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::2                        1      5.88%      5.88% # number of syscalls executed
system.cpu01.kern.syscall::3                        1      5.88%     11.76% # number of syscalls executed
system.cpu01.kern.syscall::4                        5     29.41%     41.18% # number of syscalls executed
system.cpu01.kern.syscall::6                        2     11.76%     52.94% # number of syscalls executed
system.cpu01.kern.syscall::19                       2     11.76%     64.71% # number of syscalls executed
system.cpu01.kern.syscall::45                       1      5.88%     70.59% # number of syscalls executed
system.cpu01.kern.syscall::54                       1      5.88%     76.47% # number of syscalls executed
system.cpu01.kern.syscall::71                       1      5.88%     82.35% # number of syscalls executed
system.cpu01.kern.syscall::73                       2     11.76%     94.12% # number of syscalls executed
system.cpu01.kern.syscall::130                      1      5.88%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   17                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                   1      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  30      0.58%      0.60% # number of callpals executed
system.cpu01.kern.callpal::tbi                      2      0.04%      0.64% # number of callpals executed
system.cpu01.kern.callpal::swpipl                4242     82.61%     83.25% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4      0.08%     83.33% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.02%     83.35% # number of callpals executed
system.cpu01.kern.callpal::rti                     55      1.07%     84.42% # number of callpals executed
system.cpu01.kern.callpal::callsys                 29      0.56%     84.99% # number of callpals executed
system.cpu01.kern.callpal::imb                      5      0.10%     85.08% # number of callpals executed
system.cpu01.kern.callpal::rdunique               766     14.92%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 5135                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel              83                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                52                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                53                      
system.cpu01.kern.mode_good::user                  52                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch_good::kernel     0.638554                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.333333                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.768116                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        850194000     78.94%     78.94% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user          226757500     21.06%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           23319                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         505.559651                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            576859                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           23775                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.263260                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   505.559651                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.987421                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.987421                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1186368                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1186368                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       353317                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        353317                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       186590                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       186590                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         8520                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         8520                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         9360                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         9360                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       539907                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         539907                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       539907                       # number of overall hits
system.cpu01.dcache.overall_hits::total        539907                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        16438                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        16438                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         6341                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         6341                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          889                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           43                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        22779                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        22779                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        22779                       # number of overall misses
system.cpu01.dcache.overall_misses::total        22779                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       369755                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       369755                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       192931                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       192931                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         9409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         9409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         9403                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         9403                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       562686                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       562686                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       562686                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       562686                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.044456                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.044456                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.032867                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.032867                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.094484                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.094484                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.004573                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.004573                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.040483                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.040483                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.040483                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.040483                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        16728                       # number of writebacks
system.cpu01.dcache.writebacks::total           16728                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            8948                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.966852                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           2822431                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            9460                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          298.354228                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   511.966852                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.999935                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         4291429                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        4291429                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      2132285                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       2132285                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      2132285                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        2132285                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      2132285                       # number of overall hits
system.cpu01.icache.overall_hits::total       2132285                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         8953                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         8953                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         8953                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         8953                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         8953                       # number of overall misses
system.cpu01.icache.overall_misses::total         8953                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      2141238                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      2141238                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      2141238                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      2141238                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      2141238                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      2141238                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.004181                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004181                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.004181                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004181                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.004181                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004181                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         8948                       # number of writebacks
system.cpu01.icache.writebacks::total            8948                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                      838                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    112     44.80%     44.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.80%     45.60% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     2      0.80%     46.40% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   134     53.60%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     112     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.88%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      2      0.88%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    110     48.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 226                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1426404500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                330500      0.02%     99.36% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31               9158500      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         1435991500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.820896                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.904000                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu02.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    3                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.31%      0.31% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  58     17.90%     18.21% # number of callpals executed
system.cpu02.kern.callpal::tbi                      4      1.23%     19.44% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 175     54.01%     73.46% # number of callpals executed
system.cpu02.kern.callpal::rdps                     5      1.54%     75.00% # number of callpals executed
system.cpu02.kern.callpal::rti                     71     21.91%     96.91% # number of callpals executed
system.cpu02.kern.callpal::callsys                  9      2.78%     99.69% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.31%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  324                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             129                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                67                      
system.cpu02.kern.mode_good::user                  67                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1423830000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user            8194500      0.57%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements            2081                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         388.382214                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             47402                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            2432                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           19.490954                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   388.382214                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.758559                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.758559                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           85622                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          85622                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data        24711                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         24711                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data        13461                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        13461                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data          492                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          492                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data          509                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data        38172                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          38172                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data        38172                       # number of overall hits
system.cpu02.dcache.overall_hits::total         38172                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data         1704                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1704                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data          680                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          680                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data           40                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           15                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data         2384                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2384                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data         2384                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2384                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data        26415                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        26415                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data        14141                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        14141                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data        40556                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        40556                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data        40556                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        40556                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.064509                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.064509                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.048087                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.048087                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.075188                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.075188                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.028626                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.028626                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.058783                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.058783                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.058783                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.058783                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         1083                       # number of writebacks
system.cpu02.dcache.writebacks::total            1083                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            1468                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           1844548                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1980                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          931.589899                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          298646                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         298646                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst       147121                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        147121                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst       147121                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         147121                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst       147121                       # number of overall hits
system.cpu02.icache.overall_hits::total        147121                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         1468                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1468                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         1468                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1468                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         1468                       # number of overall misses
system.cpu02.icache.overall_misses::total         1468                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst       148589                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       148589                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst       148589                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       148589                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst       148589                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       148589                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.009880                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.009880                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.009880                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.009880                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.009880                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.009880                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         1468                       # number of writebacks
system.cpu02.icache.writebacks::total            1468                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1259                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    258     48.41%     48.41% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      0.38%     48.78% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1      0.19%     48.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   272     51.03%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                533                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     256     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    255     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 514                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1507206000     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.10% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                112000      0.01%     99.11% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              13600000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1521016000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.992248                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.937500                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.964353                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu03.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu03.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu03.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   12                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  15      2.42%      2.42% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  53      8.53%     10.95% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 428     68.92%     79.87% # number of callpals executed
system.cpu03.kern.callpal::rdps                     5      0.81%     80.68% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.16%     80.84% # number of callpals executed
system.cpu03.kern.callpal::rti                    102     16.43%     97.26% # number of callpals executed
system.cpu03.kern.callpal::callsys                 15      2.42%     99.68% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.32%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  621                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                97                      
system.cpu03.kern.mode_good::user                  98                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.629870                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.773810                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       1818294000     96.01%     96.01% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user           75513000      3.99%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           12787                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         399.008031                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            184535                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           13299                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           13.875855                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   399.008031                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.779313                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.779313                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          363489                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         363489                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        78551                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         78551                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        81262                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        81262                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1130                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1130                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         1242                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1242                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       159813                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         159813                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       159813                       # number of overall hits
system.cpu03.dcache.overall_hits::total        159813                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         5917                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         5917                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         6961                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         6961                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          153                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           34                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        12878                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        12878                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        12878                       # number of overall misses
system.cpu03.dcache.overall_misses::total        12878                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        84468                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        84468                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        88223                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        88223                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1276                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1276                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       172691                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       172691                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       172691                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       172691                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.070050                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.070050                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.078902                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.078902                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.119252                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.119252                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.026646                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.026646                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.074573                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.074573                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.074573                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.074573                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         8398                       # number of writebacks
system.cpu03.dcache.writebacks::total            8398                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4745                       # number of replacements
system.cpu03.icache.tags.tagsinuse         511.964591                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           1628721                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            5256                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          309.878425                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.964591                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999931                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          934596                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         934596                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       460179                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        460179                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       460179                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         460179                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       460179                       # number of overall hits
system.cpu03.icache.overall_hits::total        460179                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         4746                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4746                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         4746                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4746                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         4746                       # number of overall misses
system.cpu03.icache.overall_misses::total         4746                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       464925                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       464925                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       464925                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       464925                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       464925                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       464925                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.010208                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.010208                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.010208                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.010208                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.010208                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         4745                       # number of writebacks
system.cpu03.icache.writebacks::total            4745                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       44                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      9     22.50%     22.50% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      5.00%     27.50% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      2.50%     30.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    28     70.00%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 40                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1436622500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               1179000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1438064000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.285714                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  34     82.93%     82.93% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4      9.76%     92.68% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      7.32%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   41                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements              63                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         273.538758                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            114719                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             348                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          329.652299                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   273.538758                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.534255                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.534255                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            4749                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           4749                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data         1514                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          1514                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          701                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          701                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           10                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            6                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         2215                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           2215                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         2215                       # number of overall hits
system.cpu04.dcache.overall_hits::total          2215                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           80                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           12                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           92                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           92                       # number of overall misses
system.cpu04.dcache.overall_misses::total           92                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data         1594                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         1594                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          713                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          713                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         2307                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         2307                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         2307                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         2307                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.050188                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.050188                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.016830                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.016830                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.039879                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.039879                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.039879                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.039879                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu04.dcache.writebacks::total               4                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              24                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            331121                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             536                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          617.763060                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           15602                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          15602                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         7765                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          7765                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         7765                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           7765                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         7765                       # number of overall hits
system.cpu04.icache.overall_hits::total          7765                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst           24                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst           24                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           24                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst           24                       # number of overall misses
system.cpu04.icache.overall_misses::total           24                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         7789                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         7789                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         7789                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         7789                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         7789                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         7789                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003081                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003081                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003081                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003081                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003081                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           24                       # number of writebacks
system.cpu04.icache.writebacks::total              24                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1434474500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1435812000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   35                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         358.751239                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             19964                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             351                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           56.877493                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   358.751239                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.700686                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.700686                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2500                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2500                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          388                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           18                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1158                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1158                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1158                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1158                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           35                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           41                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           41                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           41                       # number of overall misses
system.cpu05.dcache.overall_misses::total           41                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          805                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          805                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1199                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1199                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1199                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1199                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.043478                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.043478                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.015228                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.034195                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.034195                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.034195                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.034195                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu05.dcache.writebacks::total               1                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               6                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            465478                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             518                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          898.606178                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            6928                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           6928                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3455                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3455                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3455                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3455                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3455                       # number of overall hits
system.cpu05.icache.overall_hits::total          3455                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            6                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.cpu05.icache.overall_misses::total            6                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3461                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3461                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3461                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3461                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3461                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3461                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.001734                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001734                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.001734                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001734                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.001734                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001734                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu05.icache.writebacks::total               6                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1434432000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1435769500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   35                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements               8                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         358.212033                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             17340                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             356                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           48.707865                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   358.212033                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.699633                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.699633                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2472                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2472                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          760                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           760                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          388                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            6                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1148                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1148                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1148                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1148                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           33                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            6                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            6                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           39                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           39                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           39                       # number of overall misses
system.cpu06.dcache.overall_misses::total           39                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          793                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          793                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1187                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1187                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.041614                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.041614                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.015228                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.032856                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.032856                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.032856                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.032856                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               4                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1476112                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2860.682171                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            6866                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           6866                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3427                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3427                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3427                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3427                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3427                       # number of overall hits
system.cpu06.icache.overall_hits::total          3427                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst            4                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst            4                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst            4                       # number of overall misses
system.cpu06.icache.overall_misses::total            4                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3431                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3431                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3431                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3431                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3431                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3431                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.001166                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001166                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.001166                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001166                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.001166                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001166                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu06.icache.writebacks::total               4                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1434389500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1435727000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   35                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               7                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         353.268602                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             25006                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             337                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           74.201780                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   353.268602                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.689978                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.689978                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2442                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2442                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          752                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           752                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          388                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           16                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1140                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1140                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1140                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1140                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           29                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            6                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           35                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           35                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           35                       # number of overall misses
system.cpu07.dcache.overall_misses::total           35                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          781                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          781                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1175                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1175                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1175                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1175                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.037132                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.037132                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.015228                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.029787                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.029787                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.029787                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.029787                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu07.dcache.writebacks::total               2                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               4                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1171618                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2270.577519                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            6806                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           6806                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3397                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3397                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3397                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3397                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3397                       # number of overall hits
system.cpu07.icache.overall_hits::total          3397                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst            4                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst            4                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst            4                       # number of overall misses
system.cpu07.icache.overall_misses::total            4                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3401                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3401                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3401                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3401                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3401                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3401                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.001176                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001176                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.001176                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001176                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.001176                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001176                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu07.icache.writebacks::total               4                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1434347000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1435684500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu08.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   35                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              15                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         357.348452                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             27302                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             364                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           75.005495                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   357.348452                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.697946                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.697946                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            2423                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           2423                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          734                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           734                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          388                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           14                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            7                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         1122                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           1122                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         1122                       # number of overall hits
system.cpu08.dcache.overall_hits::total          1122                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           35                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            6                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            5                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           41                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           41                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           41                       # number of overall misses
system.cpu08.dcache.overall_misses::total           41                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         1163                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         1163                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         1163                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         1163                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.045514                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.045514                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.015228                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.035254                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.035254                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.035254                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.035254                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu08.dcache.writebacks::total               7                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               4                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            790117                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1531.234496                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            6746                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           6746                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         3367                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          3367                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         3367                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           3367                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         3367                       # number of overall hits
system.cpu08.icache.overall_hits::total          3367                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst            4                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst            4                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst            4                       # number of overall misses
system.cpu08.icache.overall_misses::total            4                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         3371                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         3371                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         3371                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         3371                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         3371                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         3371                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.001187                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001187                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.001187                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001187                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.001187                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001187                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu08.icache.writebacks::total               4                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1389192000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               1130500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1390585000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu09.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu09.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   39                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              31                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         416.695624                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             26823                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             422                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           63.561611                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   416.695624                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.813859                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.813859                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            2446                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           2446                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          714                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           714                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          415                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          415                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           10                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            7                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         1129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           1129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         1129                       # number of overall hits
system.cpu09.dcache.overall_hits::total          1129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           40                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            7                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            5                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           47                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           47                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           47                       # number of overall misses
system.cpu09.dcache.overall_misses::total           47                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          754                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          754                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         1176                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         1176                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         1176                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         1176                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.053050                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.053050                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.016588                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.016588                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.039966                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.039966                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.039966                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.039966                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu09.dcache.writebacks::total              10                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             104                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            545670                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             616                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          885.827922                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            7048                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           7048                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         3368                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          3368                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         3368                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           3368                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         3368                       # number of overall hits
system.cpu09.icache.overall_hits::total          3368                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          104                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          104                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          104                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          104                       # number of overall misses
system.cpu09.icache.overall_misses::total          104                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         3472                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         3472                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         3472                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         3472                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         3472                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         3472                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.029954                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.029954                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.029954                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.029954                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.029954                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.029954                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu09.icache.writebacks::total             104                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1434262000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1435599500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   35                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              10                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         352.568410                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             31035                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             350                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           88.671429                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   352.568410                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.688610                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.688610                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2388                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2388                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          730                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           730                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          388                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           14                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            6                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1118                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1118                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1118                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1118                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           27                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            6                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           33                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           33                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           33                       # number of overall misses
system.cpu10.dcache.overall_misses::total           33                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          757                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          757                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1151                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1151                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1151                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1151                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.035667                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.035667                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.015228                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.028671                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.028671                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.028671                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.028671                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu10.dcache.writebacks::total               1                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               5                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2649961                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5125.649903                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            6687                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           6687                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3336                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3336                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3336                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3336                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3336                       # number of overall hits
system.cpu10.icache.overall_hits::total          3336                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst            5                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst            5                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst            5                       # number of overall misses
system.cpu10.icache.overall_misses::total            5                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3341                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3341                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3341                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3341                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3341                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3341                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.001497                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001497                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.001497                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001497                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.001497                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001497                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu10.icache.writebacks::total               5                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1434219500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1435557000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   35                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               6                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         378.196704                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             24752                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             372                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           66.537634                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   378.196704                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.738665                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.738665                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2355                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2355                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          725                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           725                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          388                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           13                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            6                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1113                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1113                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1113                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1113                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           20                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            6                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           26                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           26                       # number of overall misses
system.cpu11.dcache.overall_misses::total           26                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          745                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          745                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1139                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1139                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1139                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1139                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.026846                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.026846                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.015228                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022827                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022827                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022827                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022827                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu11.dcache.writebacks::total               1                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               4                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            837642                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1623.337209                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          512                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            6626                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           6626                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3307                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3307                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3307                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3307                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3307                       # number of overall hits
system.cpu11.icache.overall_hits::total          3307                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst            4                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.cpu11.icache.overall_misses::total            4                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3311                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3311                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3311                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3311                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3311                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3311                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.001208                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001208                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.001208                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001208                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.001208                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001208                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu11.icache.writebacks::total               4                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1434177000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1435514500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   35                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               6                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         362.024756                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             24480                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             358                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           68.379888                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   362.024756                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.707080                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.707080                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2327                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2327                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          715                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           715                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          388                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1103                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1103                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1103                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1103                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           18                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            6                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           24                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           24                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           24                       # number of overall misses
system.cpu12.dcache.overall_misses::total           24                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          733                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          733                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1127                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1127                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1127                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1127                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.024557                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.024557                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.015228                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.021295                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.021295                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.021295                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.021295                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu12.dcache.writebacks::total               1                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               4                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           1111316                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2153.713178                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            6566                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           6566                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3277                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3277                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3277                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3277                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3277                       # number of overall hits
system.cpu12.icache.overall_hits::total          3277                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst            4                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst            4                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst            4                       # number of overall misses
system.cpu12.icache.overall_misses::total            4                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3281                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3281                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3281                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3281                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3281                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3281                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001219                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.001219                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001219                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.001219                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001219                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu12.icache.writebacks::total               4                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1434134500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1435472000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   35                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              34                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         386.261616                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             25425                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             411                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           61.861314                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   386.261616                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.754417                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.754417                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2332                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2332                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          674                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           674                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          384                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          384                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           11                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            5                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1058                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1058                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1058                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1058                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           47                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           10                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           57                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           57                       # number of overall misses
system.cpu13.dcache.overall_misses::total           57                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          721                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          721                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1115                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1115                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1115                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1115                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.065187                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.065187                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.025381                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.025381                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.051121                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.051121                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.051121                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.051121                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu13.dcache.writebacks::total              11                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              78                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           1164874                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             590                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1974.362712                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          512                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            6580                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           6580                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3173                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3173                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3173                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3173                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3173                       # number of overall hits
system.cpu13.icache.overall_hits::total          3173                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst           78                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst           78                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst           78                       # number of overall misses
system.cpu13.icache.overall_misses::total           78                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3251                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3251                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3251                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3251                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.023993                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.023993                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.023993                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.023993                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.023993                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.023993                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu13.icache.writebacks::total              78                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1434092000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1435429500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   35                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              11                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         343.221879                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             21425                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             329                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           65.121581                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   343.221879                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.670355                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.670355                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2273                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2273                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          693                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           693                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          387                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          387                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           10                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1080                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1080                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1080                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1080                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           16                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            7                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           23                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           23                       # number of overall misses
system.cpu14.dcache.overall_misses::total           23                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          709                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          709                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1103                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1103                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1103                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1103                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.022567                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.022567                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017766                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017766                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.020852                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.020852                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.020852                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.020852                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu14.dcache.writebacks::total               4                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               4                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1523040                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2951.627907                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            6446                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           6446                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3217                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3217                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3217                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3217                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3217                       # number of overall hits
system.cpu14.icache.overall_hits::total          3217                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst            4                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst            4                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst            4                       # number of overall misses
system.cpu14.icache.overall_misses::total            4                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3221                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3221                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3221                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3221                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.001242                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001242                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.001242                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001242                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.001242                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001242                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu14.icache.writebacks::total               4                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      5.56%     36.11% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    23     63.89%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1433959500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1089500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1435342000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.611111                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   37                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              10                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         308.725466                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             55135                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             317                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          173.927445                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   308.725466                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.602979                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.602979                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            2648                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           2648                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          811                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           811                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          394                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          394                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            6                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1205                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1205                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1205                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1205                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           45                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           12                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            7                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           57                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           57                       # number of overall misses
system.cpu15.dcache.overall_misses::total           57                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          856                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          856                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          406                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          406                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1262                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1262                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1262                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1262                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.052570                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.052570                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.029557                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.029557                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.045166                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.045166                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.045166                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.045166                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu15.dcache.writebacks::total               3                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               2                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           3405188                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6624.879377                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            7288                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           7288                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         3641                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3641                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         3641                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3641                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         3641                       # number of overall hits
system.cpu15.icache.overall_hits::total          3641                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst            2                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.cpu15.icache.overall_misses::total            2                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         3643                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3643                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         3643                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3643                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         3643                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3643                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000549                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000549                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000549                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000549                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000549                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000549                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.icache.writebacks::total               2                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 440                       # Transaction distribution
system.iobus.trans_dist::WriteResp                440                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2742                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2742                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        108620                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        50101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        11338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           21755                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        19527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2228                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              41335                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                416                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               416                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        26238                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        10756                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             9729                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              411                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            130                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             541                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             13636                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            13636                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          15359                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         25424                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          370                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2172                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        24974                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        69607                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side         3554                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side         6668                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        12494                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        38114                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 158579                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        10555                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      1025344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      2566435                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       133504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       222824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       495872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      1368912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         5848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         2520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         2328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         2200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 5852982                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            65045                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            174593                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.454686                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.309262                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  138284     79.20%     79.20% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   25638     14.68%     93.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    2109      1.21%     95.10% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     730      0.42%     95.51% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     721      0.41%     95.93% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    1816      1.04%     96.97% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1845      1.06%     98.02% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    3295      1.89%     99.91% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     155      0.09%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              174593                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests           908                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests          554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            2190                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1232                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                471                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 24                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                24                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           38                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean           91                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               33                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               46                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             49                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              95                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                14                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               14                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            205                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           266                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           71                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          199                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          158                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   1370                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side         2968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         9664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         3608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         1560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         1432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         7744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         4056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         1496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         3416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   39488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            57937                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             58685                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.201142                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.115308                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   55901     95.26%     95.26% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    1103      1.88%     97.14% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     152      0.26%     97.39% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      78      0.13%     97.53% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      71      0.12%     97.65% # Request fanout histogram
system.l2bus1.snoop_fanout::5                      81      0.14%     97.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     216      0.37%     98.15% # Request fanout histogram
system.l2bus1.snoop_fanout::7                     486      0.83%     98.98% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     597      1.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               58685                       # Request fanout histogram
system.l2cache0.tags.replacements               31006                       # number of replacements
system.l2cache0.tags.tagsinuse            3995.093343                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 86672                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               35058                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.472246                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1106.373306                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    12.093904                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     2.731645                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst   742.602696                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data  1676.564691                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    43.415944                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data    46.346958                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   128.819834                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   204.821131                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.542863                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     1.697551                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    13.912403                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    11.564934                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.592585                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     2.596148                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     0.349442                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     0.067307                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.270111                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.002953                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000667                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.181299                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.409318                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.010600                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.011315                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.031450                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.050005                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000133                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000414                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.003397                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.002823                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000145                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000634                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000085                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000016                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.975365                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4052                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          990                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2900                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              852194                       # Number of tag accesses
system.l2cache0.tags.data_accesses             852194                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        26238                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        26238                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        10756                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        10756                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data           50                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             58                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data         3057                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data           92                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data          651                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            3803                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           69                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         4046                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst          864                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         2900                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst           15                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            5                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst            4                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst            1                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         7904                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           39                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         8699                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data          827                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         2675                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data           12                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data           24                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           25                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            5                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        12306                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           69                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           41                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         4046                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data        11756                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst          864                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data          919                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         2900                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         3326                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst           15                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data           13                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            5                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data           24                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           25                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            5                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              24013                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           69                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           41                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         4046                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data        11756                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst          864                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data          919                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         2900                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         3326                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst           15                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data           13                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            5                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data           24                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           25                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            5                       # number of overall hits
system.l2cache0.overall_hits::total             24013                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          196                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data            6                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           11                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          252                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data           13                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           57                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            8                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data         2980                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data          560                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data         6116                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data            4                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          9671                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           85                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst         4907                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst          604                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst         1845                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst            9                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst            3                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         7454                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           24                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data         8480                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data          801                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data         3310                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data           40                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           20                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        12677                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           85                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           32                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst         4907                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data        11460                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst          604                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         1361                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst         1845                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         9426                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst            9                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data           44                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           21                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            29802                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           85                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           32                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst         4907                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data        11460                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst          604                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         1361                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst         1845                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         9426                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst            9                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data           44                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           21                       # number of overall misses
system.l2cache0.overall_misses::total           29802                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        26238                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        26238                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        10756                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        10756                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          246                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          310                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data         6037                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data          652                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data         6767                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        13474                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          154                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         8953                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst         1468                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         4745                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst           24                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        15358                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data        17179                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data         1628                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         5985                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        24983                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          154                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           73                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         8953                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data        23216                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst         1468                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data         2280                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         4745                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data        12752                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst           24                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data           57                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            6                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data           26                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           27                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           26                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          53815                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          154                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           73                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         8953                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data        23216                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst         1468                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data         2280                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         4745                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data        12752                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst           24                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data           57                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            6                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data           26                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           27                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           26                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         53815                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.796748                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.812903                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.966102                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.493623                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.858896                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.903798                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.717753                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.551948                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.548084                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.411444                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.388830                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.375000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.485350                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.380952                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.493626                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.492015                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.553049                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.769231                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.040000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.038462                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.507425                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.551948                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.438356                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.548084                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.493625                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.411444                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.596930                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.388830                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.739178                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.375000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.771930                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.166667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.076923                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.074074                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.807692                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.553786                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.551948                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.438356                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.548084                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.493625                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.411444                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.596930                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.388830                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.739178                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.375000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.771930                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.166667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.076923                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.074074                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.807692                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.553786                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          13129                       # number of writebacks
system.l2cache0.writebacks::total               13129                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                  38                       # number of replacements
system.l2cache1.tags.tagsinuse            3678.666813                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 13344                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3578                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.729458                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1276.985157                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst           40                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   128.704425                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    16.573792                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   183.928495                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst           22                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    71.951615                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst           10                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   130.711472                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   100.891708                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst   243.000474                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   231.286037                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst   477.573914                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   735.117707                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.942016                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.311764                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.009766                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.031422                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.004046                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.044904                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.005371                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.017566                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.002441                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.031912                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.002197                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.024632                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.059326                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.056466                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.116595                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.179472                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000230                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.898112                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3540                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3532                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                5248                       # Number of tag accesses
system.l2cache1.tags.data_accesses               5248                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           38                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           38                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks           91                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total           91                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               5                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst            4                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          102                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst            5                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst            4                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst            4                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst           77                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          200                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data           13                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data           30                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           12                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            8                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            9                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           13                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           10                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          127                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data           13                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          102                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data           33                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst            5                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           12                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            8                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            9                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst           77                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           34                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           13                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           10                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                332                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst            4                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data           13                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          102                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data           33                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst            5                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           12                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst            4                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            8                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst            4                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            9                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst           77                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           34                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           13                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           10                       # number of overall hits
system.l2cache1.overall_hits::total               332                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           10                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           46                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           35                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             9                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total            5                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            8                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            9                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data           11                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data           19                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           55                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data           12                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data           21                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               69                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data           12                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data           21                       # number of overall misses
system.l2cache1.overall_misses::total              69                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           38                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           38                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           46                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          205                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          182                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data           22                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst          104                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data           43                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           15                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           11                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           12                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst           78                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           46                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           16                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           31                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            401                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data           22                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst          104                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data           43                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           15                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           11                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           12                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst           78                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           46                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           16                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           31                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           401                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.642857                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.019231                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.012821                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.024390                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.380952                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.230769                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.200000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.181818                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.255814                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.133333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.655172                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.302198                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.409091                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.019231                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.232558                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.200000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.272727                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.250000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.012821                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.260870                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.187500                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.677419                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.172070                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.409091                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.019231                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.232558                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.200000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.272727                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.250000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.012821                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.260870                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.187500                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.677419                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.172070                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             14                       # number of writebacks
system.l2cache1.writebacks::total                  14                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             20728                       # Transaction distribution
system.membus0.trans_dist::WriteReq               440                       # Transaction distribution
system.membus0.trans_dist::WriteResp              440                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        13131                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           12772                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             400                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           166                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            387                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             9824                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9662                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        20176                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        35269                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        51183                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1936                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        88388                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          242                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           48                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          290                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 88678                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      1081984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1665024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2550                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2749558                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2752758                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           33850                       # Total snoops (count)
system.membus0.snoop_fanout::samples            91798                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.368701                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.482455                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  57952     63.13%     63.13% # Request fanout histogram
system.membus0.snoop_fanout::3                  33846     36.87%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              91798                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              8766                       # Transaction distribution
system.membus1.trans_dist::WriteReq                24                       # Transaction distribution
system.membus1.trans_dist::WriteResp               24                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         8313                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6485                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             329                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            84                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            296                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             9054                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8895                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         8766                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          105                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          292                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          397                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        50639                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        50639                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 51036                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1657024                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1657024                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1662528                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           24665                       # Total snoops (count)
system.membus1.snoop_fanout::samples            57938                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.423142                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.494062                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  33422     57.69%     57.69% # Request fanout histogram
system.membus1.snoop_fanout::2                  24516     42.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              57938                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        16907                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.820932                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          178                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        16923                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.010518                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.408589                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000351                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.570714                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     3.987803                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.019287                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.201552                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.012053                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.619877                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.000532                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.000036                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000042                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000096                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.650537                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.035670                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.249238                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.001205                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.012597                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000753                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.038742                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000033                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000006                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.988808                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       290472                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       290472                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         8372                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         8372                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data           22                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           24                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data           13                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           15                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data           15                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data           24                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           39                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data           15                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data           24                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           39                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data          186                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           11                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          202                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data           10                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data         2318                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data          546                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data         6024                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         8894                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst         1577                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data         4983                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data          585                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           16                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data         1530                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         8711                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst         1577                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data         7301                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         1131                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           16                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         7554                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data            4                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        17605                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst         1577                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data         7301                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         1131                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           16                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         7554                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data            4                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        17605                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         8372                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         8372                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          202                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data         2320                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data          546                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data         6046                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         8918                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst         1577                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data         4996                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data         1532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         8726                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst         1577                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data         7316                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         1131                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           16                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         7578                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        17644                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst         1577                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data         7316                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         1131                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           16                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         7578                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        17644                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.999138                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.996361                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997309                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.997398                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998281                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.997950                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996833                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.997790                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.997950                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996833                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.997790                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         8322                       # number of writebacks
system.numa_caches_downward0.writebacks::total         8322                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements           20                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.966581                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs           34                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.500000                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.994283                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.127686                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     1.999878                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     6.121200                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.000464                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     3.149108                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     1.573914                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000046                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.124643                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.007980                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.124992                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.382575                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.000029                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.196819                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.098370                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.935411                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         1022                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         1022                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           38                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           31                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data           17                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           45                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data           17                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           45                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           38                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data           17                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           46                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data           17                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           46                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.875000                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.978261                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.875000                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.978261                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.875000                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.978261                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            3                       # number of writebacks
system.numa_caches_downward1.writebacks::total            3                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements           21                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.966284                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           15                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           35                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.428571                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.155412                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.127686                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     1.999686                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     6.391826                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.000402                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     3.717310                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     1.573914                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000046                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.072213                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.007980                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.124980                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.399489                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.000025                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.232332                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.098370                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.935393                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         1032                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         1032                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           38                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           31                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data           17                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           45                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data           17                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           45                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           38                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data           17                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           45                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data           17                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           45                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            2                       # number of writebacks
system.numa_caches_upward0.writebacks::total            2                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        16869                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.716591                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          152                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        16885                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.009002                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.291264                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000304                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.609768                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     4.964315                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.017058                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.213437                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.010791                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.608521                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.000541                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.000025                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000042                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000525                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.580704                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000019                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.038111                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.310270                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.001066                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.013340                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000674                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.038033                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000033                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.982287                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       289698                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       289698                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         8322                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         8322                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data            6                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           13                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data            6                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           13                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data          186                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           11                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          202                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data           10                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data         2314                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data          546                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data         6020                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         8886                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst         1577                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data         4981                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data          585                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           16                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data         1527                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         8706                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst         1577                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data         7295                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         1131                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           16                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         7547                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data            4                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        17592                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst         1577                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data         7295                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         1131                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           16                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         7547                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data            4                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        17592                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         8322                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         8322                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          202                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data         2318                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data          546                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data         6024                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         8894                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst         1577                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data         4983                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data         1530                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         8711                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst         1577                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data         7301                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         1131                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           16                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         7554                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        17605                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst         1577                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data         7301                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         1131                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           16                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         7554                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        17605                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.998274                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999336                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999101                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999599                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998039                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999426                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999178                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999073                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999262                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999178                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999073                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999262                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         8299                       # number of writebacks
system.numa_caches_upward1.writebacks::total         8299                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              25475                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14738                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              40213                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             14068                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         14068                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                2872448                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            129044                       # Number of instructions committed
system.switch_cpus00.committedOps              129044                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       123935                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11684                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8668                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             123935                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       157703                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        95995                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               40400                       # number of memory refs
system.switch_cpus00.num_load_insts             25659                       # Number of load instructions
system.switch_cpus00.num_store_insts            14741                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     2735100.632799                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     137347.367201                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.047815                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.952185                       # Percentage of idle cycles
system.switch_cpus00.Branches                   22067                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          580      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           82166     63.67%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            106      0.08%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27744     21.50%     85.70% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14745     11.43%     97.13% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3703      2.87%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           129044                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             378066                       # DTB read hits
system.switch_cpus01.dtb.read_misses              646                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses          89121                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            202303                       # DTB write hits
system.switch_cpus01.dtb.write_misses              82                       # DTB write misses
system.switch_cpus01.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses         53154                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             580369                       # DTB hits
system.switch_cpus01.dtb.data_misses              728                       # DTB misses
system.switch_cpus01.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus01.dtb.data_accesses         142275                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            480311                       # ITB hits
system.switch_cpus01.itb.fetch_misses             457                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        480768                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                2528326                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           2140498                       # Number of instructions committed
system.switch_cpus01.committedOps             2140498                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      2067882                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses        10519                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             57369                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       238242                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            2067882                       # number of integer instructions
system.switch_cpus01.num_fp_insts               10519                       # number of float instructions
system.switch_cpus01.num_int_register_reads      2848526                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      1609107                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads         6950                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes         6873                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              582301                       # number of memory refs
system.switch_cpus01.num_load_insts            379810                       # Number of load instructions
system.switch_cpus01.num_store_insts           202491                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     521818.311057                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2006507.688943                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.793611                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.206389                       # Percentage of idle cycles
system.switch_cpus01.Branches                  313995                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        30164      1.41%      1.41% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         1474224     68.85%     70.26% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           5410      0.25%     70.51% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd          3362      0.16%     70.67% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             1      0.00%     70.67% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt          1949      0.09%     70.76% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            1      0.00%     70.76% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv           664      0.03%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     70.79% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         394231     18.41%     89.20% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        202781      9.47%     98.67% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        28451      1.33%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          2141238                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits              26399                       # DTB read hits
system.switch_cpus02.dtb.read_misses              329                       # DTB read misses
system.switch_cpus02.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus02.dtb.write_hits             14568                       # DTB write hits
system.switch_cpus02.dtb.write_misses              35                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus02.dtb.data_hits              40967                       # DTB hits
system.switch_cpus02.dtb.data_misses              364                       # DTB misses
system.switch_cpus02.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus02.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus02.itb.fetch_hits             23719                       # ITB hits
system.switch_cpus02.itb.fetch_misses             125                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses         23844                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                2871987                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts            148204                       # Number of instructions committed
system.switch_cpus02.committedOps              148204                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses       142643                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus02.num_func_calls              3081                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts        18418                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts             142643                       # number of integer instructions
system.switch_cpus02.num_fp_insts                 296                       # number of float instructions
system.switch_cpus02.num_int_register_reads       189301                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       108385                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs               42079                       # number of memory refs
system.switch_cpus02.num_load_insts             27288                       # Number of load instructions
system.switch_cpus02.num_store_insts            14791                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     2713726.263054                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     158260.736946                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.055105                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.944895                       # Percentage of idle cycles
system.switch_cpus02.Branches                   22682                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass         2819      1.90%      1.90% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu           95844     64.50%     66.40% # Class of executed instruction
system.switch_cpus02.op_class::IntMult            122      0.08%     66.48% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd            24      0.02%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::MemRead          28385     19.10%     85.60% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite         14800      9.96%     95.56% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess         6592      4.44%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total           148589                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              85283                       # DTB read hits
system.switch_cpus03.dtb.read_misses              372                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses          34081                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             89442                       # DTB write hits
system.switch_cpus03.dtb.write_misses             106                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             174725                       # DTB hits
system.switch_cpus03.dtb.data_misses              478                       # DTB misses
system.switch_cpus03.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus03.dtb.data_accesses          49598                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            162428                       # ITB hits
system.switch_cpus03.itb.fetch_misses             152                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        162580                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3042431                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            464442                       # Number of instructions committed
system.switch_cpus03.committedOps              464442                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       447249                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              8979                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        49056                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             447249                       # number of integer instructions
system.switch_cpus03.num_fp_insts                3618                       # number of float instructions
system.switch_cpus03.num_int_register_reads       642397                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       304256                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              175853                       # number of memory refs
system.switch_cpus03.num_load_insts             86123                       # Number of load instructions
system.switch_cpus03.num_store_insts            89730                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     2518113.595132                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     524317.404868                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.172335                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.827665                       # Percentage of idle cycles
system.switch_cpus03.Branches                   61029                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         9759      2.10%      2.10% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          265882     57.19%     59.29% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            522      0.11%     59.40% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd          1172      0.25%     59.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv           227      0.05%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.70% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          88389     19.01%     78.71% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         89809     19.32%     98.03% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         9165      1.97%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           464925                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits               1606                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               728                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               2334                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               559                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           559                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                2876131                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              7789                       # Number of instructions committed
system.switch_cpus04.committedOps                7789                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         7557                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               294                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          692                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               7557                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        10495                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         6041                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                2337                       # number of memory refs
system.switch_cpus04.num_load_insts              1606                       # Number of load instructions
system.switch_cpus04.num_store_insts              731                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     2867832.996707                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      8298.003293                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.002885                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.997115                       # Percentage of idle cycles
system.switch_cpus04.Branches                    1117                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           23      0.30%      0.30% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            5182     66.53%     66.83% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             29      0.37%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     67.20% # Class of executed instruction
system.switch_cpus04.op_class::MemRead           1636     21.00%     88.20% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           732      9.40%     97.60% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          187      2.40%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             7789                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                825                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               417                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1242                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               505                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                2871627                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3461                       # Number of instructions committed
system.switch_cpus05.committedOps                3461                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3303                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          337                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3303                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4376                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2534                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1245                       # number of memory refs
system.switch_cpus05.num_load_insts               825                       # Number of load instructions
system.switch_cpus05.num_store_insts              420                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     2867947.375030                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3679.624970                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001281                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998719                       # Percentage of idle cycles
system.switch_cpus05.Branches                     549                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2002     57.84%     58.31% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.29%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.60% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            850     24.56%     83.16% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           420     12.14%     95.29% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          163      4.71%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3461                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                812                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               416                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1228                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               505                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                2871542                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3431                       # Number of instructions committed
system.switch_cpus06.committedOps                3431                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3274                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          323                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3274                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4346                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2519                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1231                       # number of memory refs
system.switch_cpus06.num_load_insts               812                       # Number of load instructions
system.switch_cpus06.num_store_insts              419                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2867894.405717                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3647.594283                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001270                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998730                       # Percentage of idle cycles
system.switch_cpus06.Branches                     534                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1986     57.88%     58.35% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.29%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            837     24.40%     83.04% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           419     12.21%     95.25% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          163      4.75%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3431                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                799                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               415                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1214                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               505                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                2871457                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3401                       # Number of instructions committed
system.switch_cpus07.committedOps                3401                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3245                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          309                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3245                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4316                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2504                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1217                       # number of memory refs
system.switch_cpus07.num_load_insts               799                       # Number of load instructions
system.switch_cpus07.num_store_insts              418                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     2867841.434514                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3615.565486                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001259                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998741                       # Percentage of idle cycles
system.switch_cpus07.Branches                     519                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1970     57.92%     58.39% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.29%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            824     24.23%     82.92% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           418     12.29%     95.21% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          163      4.79%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3401                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                786                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               414                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               1200                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               505                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                2871372                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              3371                       # Number of instructions committed
system.switch_cpus08.committedOps                3371                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         3216                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          295                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               3216                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         4286                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         2489                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                1203                       # number of memory refs
system.switch_cpus08.num_load_insts               786                       # Number of load instructions
system.switch_cpus08.num_store_insts              417                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     2867788.461421                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      3583.538579                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001248                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998752                       # Percentage of idle cycles
system.switch_cpus08.Branches                     504                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            1954     57.96%     58.44% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             10      0.30%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            811     24.06%     82.79% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           417     12.37%     95.16% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          163      4.84%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             3371                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                766                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               437                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               1203                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               541                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                2781113                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              3472                       # Number of instructions committed
system.switch_cpus09.committedOps                3472                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         3309                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          246                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               3309                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         4448                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         2602                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                1206                       # number of memory refs
system.switch_cpus09.num_load_insts               766                       # Number of load instructions
system.switch_cpus09.num_store_insts              440                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     2777538.021162                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      3574.978838                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001285                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998715                       # Percentage of idle cycles
system.switch_cpus09.Branches                     466                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            2033     58.55%     59.01% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             10      0.29%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            794     22.87%     82.17% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           440     12.67%     94.84% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          179      5.16%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             3472                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                773                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               413                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1186                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               505                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                2871202                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3341                       # Number of instructions committed
system.switch_cpus10.committedOps                3341                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3187                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3187                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4256                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2474                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1189                       # number of memory refs
system.switch_cpus10.num_load_insts               773                       # Number of load instructions
system.switch_cpus10.num_store_insts              416                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     2867650.591576                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3551.408424                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001237                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998763                       # Percentage of idle cycles
system.switch_cpus10.Branches                     489                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           16      0.48%      0.48% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1938     58.01%     58.49% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            798     23.89%     82.67% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           416     12.45%     95.12% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          163      4.88%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3341                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                760                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               412                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1172                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               505                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                2871117                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3311                       # Number of instructions committed
system.switch_cpus11.committedOps                3311                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3158                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          267                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3158                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4226                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2459                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1175                       # number of memory refs
system.switch_cpus11.num_load_insts               760                       # Number of load instructions
system.switch_cpus11.num_store_insts              415                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     2867597.613759                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3519.386241                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001226                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998774                       # Percentage of idle cycles
system.switch_cpus11.Branches                     474                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           16      0.48%      0.48% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1922     58.05%     58.53% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.30%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            785     23.71%     82.54% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           415     12.53%     95.08% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          163      4.92%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3311                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                747                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               411                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1158                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               505                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                2871032                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3281                       # Number of instructions committed
system.switch_cpus12.committedOps                3281                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3129                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          253                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3129                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4196                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2444                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1161                       # number of memory refs
system.switch_cpus12.num_load_insts               747                       # Number of load instructions
system.switch_cpus12.num_store_insts              414                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     2867544.634052                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3487.365948                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001215                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998785                       # Percentage of idle cycles
system.switch_cpus12.Branches                     459                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1906     58.09%     58.58% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.30%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            772     23.53%     82.41% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           414     12.62%     95.03% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          163      4.97%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3281                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                734                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               410                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1144                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               505                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                2870947                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3251                       # Number of instructions committed
system.switch_cpus13.committedOps                3251                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3100                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          239                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3100                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4166                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2429                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1147                       # number of memory refs
system.switch_cpus13.num_load_insts               734                       # Number of load instructions
system.switch_cpus13.num_store_insts              413                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     2867491.652455                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      3455.347545                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001204                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998796                       # Percentage of idle cycles
system.switch_cpus13.Branches                     444                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1890     58.14%     58.63% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.31%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            759     23.35%     82.28% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           413     12.70%     94.99% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          163      5.01%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3251                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                721                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               409                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1130                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               505                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                2870862                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3221                       # Number of instructions committed
system.switch_cpus14.committedOps                3221                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3071                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          225                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3071                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4136                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2414                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1133                       # number of memory refs
system.switch_cpus14.num_load_insts               721                       # Number of load instructions
system.switch_cpus14.num_store_insts              412                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     2867438.668968                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3423.331032                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001192                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998808                       # Percentage of idle cycles
system.switch_cpus14.Branches                     429                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           16      0.50%      0.50% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1874     58.18%     58.68% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.31%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            746     23.16%     82.15% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           412     12.79%     94.94% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          163      5.06%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3221                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                880                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               433                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1313                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               523                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                2870687                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              3643                       # Number of instructions committed
system.switch_cpus15.committedOps                3643                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         3474                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               140                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               3474                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         4579                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         2645                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1316                       # number of memory refs
system.switch_cpus15.num_load_insts               880                       # Number of load instructions
system.switch_cpus15.num_store_insts              436                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     2866814.978443                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3872.021557                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001349                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998651                       # Percentage of idle cycles
system.switch_cpus15.Branches                     607                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2102     57.70%     58.14% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.27%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            907     24.90%     83.31% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           437     12.00%     95.31% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          171      4.69%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             3643                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           8756                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             24                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            24                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         8325                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6837                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          321                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           73                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          284                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          9053                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         8894                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8756                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        51055                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        51055                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          292                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          292                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              51347                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1659328                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1659328                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1662592                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        41588                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         74824                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.553766                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.497104                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               33389     44.62%     44.62% # Request fanout histogram
system.system_bus.snoop_fanout::2               41435     55.38%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           74824                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
