Warning (10273): Verilog HDL warning at Datapath_UNI.v(183): extended using "x" or "z" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_UNI.v Line: 183
Warning (10273): Verilog HDL warning at Datapath_PIPEM.v(381): extended using "x" or "z" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Datapath_PIPEM.v Line: 381
Warning (10273): Verilog HDL warning at Registers.v(52): extended using "x" or "z" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/CPU/Registers.v Line: 52
Warning (10273): Verilog HDL warning at Break_Interface.v(30): extended using "x" or "z" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v Line: 30
Warning (10273): Verilog HDL warning at Break_Interface.v(32): extended using "x" or "z" File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Tempo/Break_Interface.v Line: 32
Info (10281): Verilog HDL Declaration information at Oscillator.sv(12): object "OUT" differs only in case from object "out" in the same scope File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Oscillator.sv Line: 12
Info (10281): Verilog HDL Declaration information at Channel.sv(7): object "CHANNEL" differs only in case from object "channel" in the same scope File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/Sintetizador/Channel.sv Line: 7
Warning (10268): Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_Interface.v Line: 46
Warning (10268): Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_transmitter.v Line: 73
Warning (10268): Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_receiver.v Line: 160
Warning (10268): Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments File: C:/Users/Breno Felipe/Documents/GitHub/oac1-2018/lab4/ATUAL_RISCV-v1.2/RISCV-v1.2/Core_restored/IrDA/IrDA_decoder.v Line: 101
