{
    "Modified_VTR_Benchmarks/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 59,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "Modified_VTR_Benchmarks/and_latch/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/and_latch/no_arch",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 6.2,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "Modified_VTR_Benchmarks/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 2084.8,
        "exec_time(ms)": 16657.1,
        "techmap_time(ms)": 9125.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 60294,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 6047,
        "Average Path": 7,
        "Estimated LUTs": 61014,
        "Total Node": 66569
    },
    "Modified_VTR_Benchmarks/arm_core/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/arm_core/no_arch",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 8413.6,
        "exec_time(ms)": 978966.7,
        "techmap_time(ms)": 37647.3,
        "Latch Drivers": 17,
        "Pi": 132,
        "Po": 179,
        "logic element": 680781,
        "latch": 309844,
        "Longest Path": 6169,
        "Average Path": 7,
        "Estimated LUTs": 680781,
        "Total Node": 990642
    },
    "Modified_VTR_Benchmarks/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2796.1,
        "exec_time(ms)": 346720.5,
        "techmap_time(ms)": 272762.4,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 203233,
        "latch": 5140,
        "Adder": 2531,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12406,
        "Average Path": 6,
        "Estimated LUTs": 215463,
        "Total Node": 210916
    },
    "Modified_VTR_Benchmarks/bgm/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/bgm/no_arch",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2835.3,
        "exec_time(ms)": 364685.1,
        "techmap_time(ms)": 277634.7,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 226422,
        "latch": 5140,
        "Longest Path": 12694,
        "Average Path": 6,
        "Estimated LUTs": 226422,
        "Total Node": 231563
    },
    "Modified_VTR_Benchmarks/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 1898.1,
        "exec_time(ms)": 4000.6,
        "techmap_time(ms)": 1540.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 21241,
        "latch": 552,
        "Adder": 3689,
        "generic logic size": 4,
        "Longest Path": 475,
        "Average Path": 5,
        "Estimated LUTs": 22642,
        "Total Node": 25483
    },
    "Modified_VTR_Benchmarks/blob_merge/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/blob_merge/no_arch",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 1887.2,
        "exec_time(ms)": 3218.9,
        "techmap_time(ms)": 1549.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 27675,
        "latch": 552,
        "Longest Path": 480,
        "Average Path": 5,
        "Estimated LUTs": 27675,
        "Total Node": 28228
    },
    "Modified_VTR_Benchmarks/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 932.7,
        "exec_time(ms)": 2193.1,
        "techmap_time(ms)": 1682.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 10843,
        "latch": 1197,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 693,
        "Average Path": 6,
        "Estimated LUTs": 11109,
        "Total Node": 12273
    },
    "Modified_VTR_Benchmarks/boundtop/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/boundtop/no_arch",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 2424.7,
        "exec_time(ms)": 22934.1,
        "techmap_time(ms)": 7562.4,
        "Latch Drivers": 2,
        "Pi": 273,
        "Po": 193,
        "logic element": 78876,
        "latch": 33965,
        "Longest Path": 859,
        "Average Path": 6,
        "Estimated LUTs": 78876,
        "Total Node": 112843
    },
    "Modified_VTR_Benchmarks/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 118.1,
        "exec_time(ms)": 204.3,
        "techmap_time(ms)": 122.7,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 795,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 62,
        "Average Path": 5,
        "Estimated LUTs": 840,
        "Total Node": 1012
    },
    "Modified_VTR_Benchmarks/ch_intrinsics/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/ch_intrinsics/no_arch",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 116,
        "exec_time(ms)": 172.8,
        "techmap_time(ms)": 128,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1383,
        "latch": 464,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 1383,
        "Total Node": 1849
    },
    "Modified_VTR_Benchmarks/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 691.9,
        "exec_time(ms)": 1037.9,
        "techmap_time(ms)": 679.7,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 8933,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 10049,
        "Total Node": 8998
    },
    "Modified_VTR_Benchmarks/des_area/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/des_area/no_arch",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 676.2,
        "exec_time(ms)": 1022.6,
        "techmap_time(ms)": 704.4,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 8933,
        "latch": 64,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 8933,
        "Total Node": 8998
    },
    "Modified_VTR_Benchmarks/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 2359.3,
        "exec_time(ms)": 31359.6,
        "techmap_time(ms)": 13673.3,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 72288,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 230,
        "Average Path": 4,
        "Estimated LUTs": 90112,
        "Total Node": 74273
    },
    "Modified_VTR_Benchmarks/des_perf/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/des_perf/no_arch",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 2354.5,
        "exec_time(ms)": 31456.1,
        "techmap_time(ms)": 13767.1,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 72288,
        "latch": 1984,
        "Longest Path": 230,
        "Average Path": 4,
        "Estimated LUTs": 72288,
        "Total Node": 74273
    },
    "Modified_VTR_Benchmarks/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 122.7,
        "exec_time(ms)": 226.4,
        "techmap_time(ms)": 107.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 851,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 129,
        "Average Path": 6,
        "Estimated LUTs": 861,
        "Total Node": 1182
    },
    "Modified_VTR_Benchmarks/diffeq1/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/diffeq1/no_arch",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 305.4,
        "exec_time(ms)": 370.5,
        "techmap_time(ms)": 192,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5760,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 6,
        "Estimated LUTs": 5760,
        "Total Node": 5954
    },
    "Modified_VTR_Benchmarks/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 113.7,
        "exec_time(ms)": 177.3,
        "techmap_time(ms)": 72.8,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 453,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 121,
        "Average Path": 5,
        "Estimated LUTs": 463,
        "Total Node": 687
    },
    "Modified_VTR_Benchmarks/diffeq2/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/diffeq2/no_arch",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 277.3,
        "exec_time(ms)": 332.8,
        "techmap_time(ms)": 149.5,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5362,
        "latch": 96,
        "Longest Path": 1465,
        "Average Path": 5,
        "Estimated LUTs": 5362,
        "Total Node": 5459
    },
    "Modified_VTR_Benchmarks/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 103,
        "exec_time(ms)": 102.7,
        "techmap_time(ms)": 49.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 31,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 48
    },
    "Modified_VTR_Benchmarks/iir/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/iir/no_arch",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 83.5,
        "exec_time(ms)": 54.2,
        "techmap_time(ms)": 51,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 44,
        "latch": 8,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 44,
        "Total Node": 53
    },
    "Modified_VTR_Benchmarks/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 64.3,
        "techmap_time(ms)": 14.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 9,
        "latch": 2,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 14
    },
    "Modified_VTR_Benchmarks/LargeRam/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/LargeRam/no_arch",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 18,
        "techmap_time(ms)": 15,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "latch": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 31
    },
    "Modified_VTR_Benchmarks/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 4214.7,
        "exec_time(ms)": 1089853.1,
        "techmap_time(ms)": 651675.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 481671,
        "latch": 25893,
        "Adder": 14100,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7241,
        "Average Path": 6,
        "Estimated LUTs": 492727,
        "Total Node": 526948
    },
    "Modified_VTR_Benchmarks/LU32PEEng/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/LU32PEEng/no_arch",
        "input_blif": "LU32PEEng.blif",
        "exit": 1
    },
    "Modified_VTR_Benchmarks/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 6628.7,
        "exec_time(ms)": 4085349.3,
        "techmap_time(ms)": 2418922.7,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 947139,
        "latch": 49581,
        "Adder": 26351,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 9313,
        "Average Path": 6,
        "Estimated LUTs": 968500,
        "Total Node": 1033508
    },
    "Modified_VTR_Benchmarks/LU64PEEng/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/LU64PEEng/no_arch",
        "input_blif": "LU64PEEng.blif",
        "exit": 50
    },
    "Modified_VTR_Benchmarks/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 2350.3,
        "exec_time(ms)": 104171.5,
        "techmap_time(ms)": 65514.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 132359,
        "latch": 7877,
        "Adder": 4878,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5639,
        "Average Path": 6,
        "Estimated LUTs": 135838,
        "Total Node": 146532
    },
    "Modified_VTR_Benchmarks/LU8PEEng/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/LU8PEEng/no_arch",
        "input_blif": "LU8PEEng.blif",
        "exit": 1
    },
    "Modified_VTR_Benchmarks/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 1218.2,
        "exec_time(ms)": 2296.3,
        "techmap_time(ms)": 1733.4,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 14686,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 752,
        "Average Path": 5,
        "Estimated LUTs": 14746,
        "Total Node": 15095
    },
    "Modified_VTR_Benchmarks/mac1/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mac1/no_arch",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 1223.9,
        "exec_time(ms)": 2202.7,
        "techmap_time(ms)": 1725.9,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 14966,
        "latch": 262,
        "Longest Path": 752,
        "Average Path": 5,
        "Estimated LUTs": 14966,
        "Total Node": 15229
    },
    "Modified_VTR_Benchmarks/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 1949.4,
        "exec_time(ms)": 12629.7,
        "techmap_time(ms)": 7260,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 52967,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1486,
        "Average Path": 5,
        "Estimated LUTs": 53091,
        "Total Node": 53778
    },
    "Modified_VTR_Benchmarks/mac2/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mac2/no_arch",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 1952.8,
        "exec_time(ms)": 12844,
        "techmap_time(ms)": 7400.6,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 53527,
        "latch": 524,
        "Longest Path": 1761,
        "Average Path": 5,
        "Estimated LUTs": 53527,
        "Total Node": 54052
    },
    "Modified_VTR_Benchmarks/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "exit": 1,
        "leaks": 2
    },
    "Modified_VTR_Benchmarks/mcml/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mcml/no_arch",
        "input_blif": "mcml.blif",
        "exit": 6
    },
    "Modified_VTR_Benchmarks/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "exit": 1,
        "leaks": 3
    },
    "Modified_VTR_Benchmarks/mkDelayWorker32B/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mkDelayWorker32B/no_arch",
        "input_blif": "mkDelayWorker32B.blif",
        "exit": 1,
        "leaks": 3
    },
    "Modified_VTR_Benchmarks/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 829.2,
        "exec_time(ms)": 1307.6,
        "techmap_time(ms)": 809.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 3769,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 643,
        "Average Path": 5,
        "Estimated LUTs": 3769,
        "Total Node": 4766
    },
    "Modified_VTR_Benchmarks/mkPktMerge/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mkPktMerge/no_arch",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 1881.5,
        "exec_time(ms)": 2893.5,
        "techmap_time(ms)": 1092.2,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 26578,
        "latch": 7839,
        "Longest Path": 653,
        "Average Path": 7,
        "Estimated LUTs": 26578,
        "Total Node": 34421
    },
    "Modified_VTR_Benchmarks/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 1131.7,
        "exec_time(ms)": 2202.2,
        "techmap_time(ms)": 1428.7,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 12091,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 540,
        "Average Path": 6,
        "Estimated LUTs": 12222,
        "Total Node": 13643
    },
    "Modified_VTR_Benchmarks/mkSMAdapter4B/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/mkSMAdapter4B/no_arch",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 1890.5,
        "exec_time(ms)": 3561.2,
        "techmap_time(ms)": 1771.2,
        "Latch Drivers": 4,
        "Pi": 192,
        "Po": 205,
        "logic element": 26627,
        "latch": 5510,
        "Longest Path": 793,
        "Average Path": 6,
        "Estimated LUTs": 26627,
        "Total Node": 32141
    },
    "Modified_VTR_Benchmarks/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 77.9,
        "techmap_time(ms)": 26.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "Modified_VTR_Benchmarks/multiclock_output_and_latch/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_output_and_latch/no_arch",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 16.3,
        "techmap_time(ms)": 13.8,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 7,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 7,
        "Total Node": 12
    },
    "Modified_VTR_Benchmarks/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 91.8,
        "techmap_time(ms)": 38.3,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 71,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 7,
        "Estimated LUTs": 71,
        "Total Node": 92
    },
    "Modified_VTR_Benchmarks/multiclock_reader_writer/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_reader_writer/no_arch",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 61.2,
        "exec_time(ms)": 29.6,
        "techmap_time(ms)": 25.7,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 81,
        "latch": 11,
        "Longest Path": 24,
        "Average Path": 7,
        "Estimated LUTs": 81,
        "Total Node": 94
    },
    "Modified_VTR_Benchmarks/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 54.3,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "Modified_VTR_Benchmarks/multiclock_separate_and_latch/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_separate_and_latch/no_arch",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "Modified_VTR_Benchmarks/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 1515.1,
        "exec_time(ms)": 2803.6,
        "techmap_time(ms)": 1891.9,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 15039,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1903,
        "Average Path": 7,
        "Estimated LUTs": 15440,
        "Total Node": 16423
    },
    "Modified_VTR_Benchmarks/or1200/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/or1200/no_arch",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 1749,
        "exec_time(ms)": 3552.7,
        "techmap_time(ms)": 2021.1,
        "Latch Drivers": 3,
        "Pi": 384,
        "Po": 394,
        "logic element": 25695,
        "latch": 2804,
        "Longest Path": 2096,
        "Average Path": 7,
        "Estimated LUTs": 25695,
        "Total Node": 28502
    },
    "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1040.9,
        "exec_time(ms)": 2329.2,
        "techmap_time(ms)": 1755.5,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 11821,
        "latch": 1119,
        "Adder": 189,
        "generic logic size": 4,
        "Longest Path": 665,
        "Average Path": 6,
        "Estimated LUTs": 12087,
        "Total Node": 13130
    },
    "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1021.3,
        "exec_time(ms)": 2200.8,
        "techmap_time(ms)": 1744,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 12210,
        "latch": 1119,
        "Longest Path": 819,
        "Average Path": 6,
        "Estimated LUTs": 12210,
        "Total Node": 13330
    },
    "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 231.4,
        "exec_time(ms)": 459.7,
        "techmap_time(ms)": 263,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3264,
        "latch": 548,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 102,
        "Average Path": 5,
        "Estimated LUTs": 3402,
        "Total Node": 3955
    },
    "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 220.4,
        "exec_time(ms)": 370,
        "techmap_time(ms)": 258.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3497,
        "latch": 548,
        "Longest Path": 185,
        "Average Path": 5,
        "Estimated LUTs": 3497,
        "Total Node": 4046
    },
    "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 800.5,
        "exec_time(ms)": 2215.1,
        "techmap_time(ms)": 1643.1,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 9284,
        "latch": 1345,
        "Adder": 413,
        "Multiplier": 18,
        "generic logic size": 4,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 9319,
        "Total Node": 11061
    },
    "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "exit": 1
    },
    "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "exit": 1,
        "leaks": 6
    },
    "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/no_arch",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2010.6,
        "exec_time(ms)": 25788.5,
        "techmap_time(ms)": 7828.8,
        "Latch Drivers": 1,
        "Pi": 204,
        "Po": 130,
        "logic element": 97431,
        "latch": 11350,
        "Longest Path": 2460,
        "Average Path": 7,
        "Estimated LUTs": 97431,
        "Total Node": 108782
    },
    "Modified_VTR_Benchmarks/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 748.7,
        "exec_time(ms)": 2090.4,
        "techmap_time(ms)": 1563.3,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 8859,
        "latch": 1374,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 8894,
        "Total Node": 10686
    },
    "Modified_VTR_Benchmarks/raygentop/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/raygentop/no_arch",
        "input_blif": "raygentop.blif",
        "exit": 1
    },
    "Modified_VTR_Benchmarks/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 446.5,
        "exec_time(ms)": 807.6,
        "techmap_time(ms)": 417.3,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 6836,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 358,
        "Average Path": 5,
        "Estimated LUTs": 7219,
        "Total Node": 8056
    },
    "Modified_VTR_Benchmarks/sha/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/sha/no_arch",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 447.6,
        "exec_time(ms)": 654.6,
        "techmap_time(ms)": 394.7,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 7421,
        "latch": 910,
        "Longest Path": 900,
        "Average Path": 5,
        "Estimated LUTs": 7421,
        "Total Node": 8332
    },
    "Modified_VTR_Benchmarks/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 67.7,
        "techmap_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "Modified_VTR_Benchmarks/single_ff/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/single_ff/no_arch",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 42.5,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "Modified_VTR_Benchmarks/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 56.5,
        "techmap_time(ms)": 8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "Modified_VTR_Benchmarks/single_wire/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/single_wire/no_arch",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "Modified_VTR_Benchmarks/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 462.5,
        "exec_time(ms)": 1259.2,
        "techmap_time(ms)": 1004.3,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 4773,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 1044,
        "Average Path": 5,
        "Estimated LUTs": 5057,
        "Total Node": 5317
    },
    "Modified_VTR_Benchmarks/spree/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/spree/no_arch",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 3237.8,
        "exec_time(ms)": 82681.6,
        "techmap_time(ms)": 13361.7,
        "Latch Drivers": 5,
        "Pi": 44,
        "Po": 32,
        "logic element": 180600,
        "latch": 67936,
        "Longest Path": 1049,
        "Average Path": 5,
        "Estimated LUTs": 180600,
        "Total Node": 248541
    },
    "Modified_VTR_Benchmarks/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 1714.5,
        "exec_time(ms)": 4289,
        "techmap_time(ms)": 2644.4,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 12405,
        "latch": 12215,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 182,
        "Average Path": 5,
        "Estimated LUTs": 12619,
        "Total Node": 27436
    },
    "Modified_VTR_Benchmarks/stereovision0/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/stereovision0/no_arch",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 1863.6,
        "exec_time(ms)": 3528,
        "techmap_time(ms)": 2600.2,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 17102,
        "latch": 12215,
        "Longest Path": 182,
        "Average Path": 5,
        "Estimated LUTs": 17102,
        "Total Node": 29318
    },
    "Modified_VTR_Benchmarks/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 2208.6,
        "exec_time(ms)": 6777,
        "techmap_time(ms)": 5030.2,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 15063,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 5,
        "Estimated LUTs": 15090,
        "Total Node": 29021
    },
    "Modified_VTR_Benchmarks/stereovision1/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/stereovision1/no_arch",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 2398.6,
        "exec_time(ms)": 10268.6,
        "techmap_time(ms)": 5761.9,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 46497,
        "latch": 11449,
        "Longest Path": 231,
        "Average Path": 5,
        "Estimated LUTs": 46497,
        "Total Node": 57947
    },
    "Modified_VTR_Benchmarks/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 2124,
        "exec_time(ms)": 10986.3,
        "techmap_time(ms)": 4848.3,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12163,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 5,
        "Estimated LUTs": 12177,
        "Total Node": 41786
    },
    "Modified_VTR_Benchmarks/stereovision2/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/stereovision2/no_arch",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 2135.8,
        "exec_time(ms)": 48200.8,
        "techmap_time(ms)": 22671.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 116521,
        "latch": 16281,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 116521,
        "Total Node": 132803
    },
    "Modified_VTR_Benchmarks/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 135.5,
        "exec_time(ms)": 356.7,
        "techmap_time(ms)": 258.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1565,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1861,
        "Total Node": 1694
    },
    "Modified_VTR_Benchmarks/stereovision3/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/stereovision3/no_arch",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 121.4,
        "exec_time(ms)": 271,
        "techmap_time(ms)": 229.5,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1612,
        "latch": 99,
        "Longest Path": 132,
        "Average Path": 6,
        "Estimated LUTs": 1612,
        "Total Node": 1713
    },
    "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1613.2,
        "exec_time(ms)": 4130.1,
        "techmap_time(ms)": 2574.3,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 11745,
        "latch": 11621,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 182,
        "Average Path": 5,
        "Estimated LUTs": 11959,
        "Total Node": 26182
    },
    "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1810.9,
        "exec_time(ms)": 3418.4,
        "techmap_time(ms)": 2575.1,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 16442,
        "latch": 11621,
        "Longest Path": 182,
        "Average Path": 5,
        "Estimated LUTs": 16442,
        "Total Node": 28064
    },
    "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2038.4,
        "exec_time(ms)": 6319.6,
        "techmap_time(ms)": 4727.1,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 14094,
        "latch": 11448,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 206,
        "Average Path": 6,
        "Estimated LUTs": 14097,
        "Total Node": 28051
    },
    "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2347.3,
        "exec_time(ms)": 9734.7,
        "techmap_time(ms)": 5407.1,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 45528,
        "latch": 11448,
        "Longest Path": 227,
        "Average Path": 6,
        "Estimated LUTs": 45528,
        "Total Node": 56977
    },
    "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2127.9,
        "exec_time(ms)": 11240.1,
        "techmap_time(ms)": 4941.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12104,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 5,
        "Estimated LUTs": 12118,
        "Total Node": 41727
    },
    "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2126.6,
        "exec_time(ms)": 48340.9,
        "techmap_time(ms)": 22779.2,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 116462,
        "latch": 16281,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 116462,
        "Total Node": 132744
    },
    "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 135.7,
        "exec_time(ms)": 330.6,
        "techmap_time(ms)": 237.2,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1565,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1861,
        "Total Node": 1694
    },
    "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 121.4,
        "exec_time(ms)": 270.2,
        "techmap_time(ms)": 229,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1612,
        "latch": 99,
        "Longest Path": 132,
        "Average Path": 6,
        "Estimated LUTs": 1612,
        "Total Node": 1713
    },
    "Modified_VTR_Benchmarks/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 2202.2,
        "exec_time(ms)": 39313.5,
        "techmap_time(ms)": 22872.1,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 74562,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1836,
        "Average Path": 5,
        "Estimated LUTs": 76811,
        "Total Node": 98936
    },
    "Modified_VTR_Benchmarks/tpu.16x16.int8/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/tpu.16x16.int8/no_arch",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 8064.6,
        "exec_time(ms)": 1836743,
        "techmap_time(ms)": 193956.4,
        "Latch Drivers": 4,
        "Pi": 353,
        "Po": 289,
        "logic element": 930222,
        "latch": 281080,
        "Longest Path": 2563,
        "Average Path": 6,
        "Estimated LUTs": 930222,
        "Total Node": 1211306
    },
    "Modified_VTR_Benchmarks/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 3329.6,
        "exec_time(ms)": 370230.2,
        "techmap_time(ms)": 206350.6,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 243774,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 4514,
        "Average Path": 5,
        "Estimated LUTs": 249128,
        "Total Node": 333725
    },
    "Modified_VTR_Benchmarks/tpu.32x32.int8/no_arch": {
        "test_name": "Modified_VTR_Benchmarks/tpu.32x32.int8/no_arch",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 14910.6,
        "exec_time(ms)": 9475535.5,
        "techmap_time(ms)": 809719.7,
        "Latch Drivers": 4,
        "Pi": 641,
        "Po": 545,
        "logic element": 2053944,
        "latch": 594392,
        "Longest Path": 5757,
        "Average Path": 6,
        "Estimated LUTs": 2053944,
        "Total Node": 2648340
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
