Running: xsim.dir/uart_alu_top_tb_behav/xsimk.exe -simmode gui -wdb uart_alu_top_tb_behav.wdb -simrunnum 0 -socket 57171
Design successfully loaded
Design Loading Memory Usage: 8448 KB (Peak: 8448 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 9128 KB (Peak: 9128 KB)
Simulation CPU Usage: 30 ms
