{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770551303654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770551303654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 19:48:23 2026 " "Processing started: Sun Feb  8 19:48:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770551303654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770551303654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770551303654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770551303904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770551303904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44_RW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44_RW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44_RW-rtl " "Found design unit 1: ROM44_RW-rtl" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44_RW " "Found entity 1: ROM44_RW" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551310530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44_CLK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44_CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44_CLK-rtl " "Found design unit 1: ROM44_CLK-rtl" {  } { { "ROM44_CLK.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_CLK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44_CLK " "Found entity 1: ROM44_CLK" {  } { { "ROM44_CLK.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551310531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44-rtl " "Found design unit 1: ROM44-rtl" {  } { { "ROM44.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44 " "Found entity 1: ROM44" {  } { { "ROM44.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551310532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551310532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM44_RW " "Elaborating entity \"ROM44_RW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1770551310576 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW ROM44_RW.vhd(23) " "VHDL Process Statement warning at ROM44_RW.vhd(23): signal \"RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT ROM44_RW.vhd(18) " "VHDL Process Statement warning at ROM44_RW.vhd(18): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] ROM44_RW.vhd(18) " "Inferred latch for \"DATA_OUT\[0\]\" at ROM44_RW.vhd(18)" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] ROM44_RW.vhd(18) " "Inferred latch for \"DATA_OUT\[1\]\" at ROM44_RW.vhd(18)" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] ROM44_RW.vhd(18) " "Inferred latch for \"DATA_OUT\[2\]\" at ROM44_RW.vhd(18)" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] ROM44_RW.vhd(18) " "Inferred latch for \"DATA_OUT\[3\]\" at ROM44_RW.vhd(18)" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1770551310577 "|ROM44_RW"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770551310642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 19:48:30 2026 " "Processing ended: Sun Feb  8 19:48:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770551310642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770551310642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770551310642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770551310642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770551324949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770551324950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 19:48:44 2026 " "Processing started: Sun Feb  8 19:48:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770551324950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770551324950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Memory -c Memory --netlist_type=sgate " "Command: quartus_npp Memory -c Memory --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770551324950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1770551325012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770551325016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 19:48:45 2026 " "Processing ended: Sun Feb  8 19:48:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770551325016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770551325016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770551325016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1770551325016 ""}
