{
  "module_name": "clk-imx7ulp.c",
  "hash_id": "7db7bf1313c50bcba03d322c1a3fb9ec1812251a4c56ba82ed9c2fdd71e53dbb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk-imx7ulp.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/imx7ulp-clock.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include \"clk.h\"\n\nstatic const char * const pll_pre_sels[]\t= { \"sosc\", \"firc\", };\nstatic const char * const spll_pfd_sels[]\t= { \"spll_pfd0\", \"spll_pfd1\", \"spll_pfd2\", \"spll_pfd3\", };\nstatic const char * const spll_sels[]\t\t= { \"spll\", \"spll_pfd_sel\", };\nstatic const char * const apll_pfd_sels[]\t= { \"apll_pfd0\", \"apll_pfd1\", \"apll_pfd2\", \"apll_pfd3\", };\nstatic const char * const apll_sels[]\t\t= { \"apll\", \"apll_pfd_sel\", };\nstatic const char * const scs_sels[]\t\t= { \"dummy\", \"sosc\", \"sirc\", \"firc\", \"dummy\", \"apll_sel\", \"spll_sel\", \"dummy\", };\nstatic const char * const ddr_sels[]\t\t= { \"apll_pfd_sel\", \"dummy\", \"dummy\", \"dummy\", };\nstatic const char * const nic_sels[]\t\t= { \"firc\", \"ddr_clk\", };\nstatic const char * const periph_plat_sels[]\t= { \"dummy\", \"nic1_bus_clk\", \"nic1_clk\", \"ddr_clk\", \"apll_pfd2\", \"apll_pfd1\", \"apll_pfd0\", \"upll\", };\nstatic const char * const periph_bus_sels[]\t= { \"dummy\", \"sosc_bus_clk\", \"dummy\", \"firc_bus_clk\", \"rosc\", \"nic1_bus_clk\", \"nic1_clk\", \"spll_bus_clk\", };\nstatic const char * const arm_sels[]\t\t= { \"core\", \"dummy\", \"dummy\", \"hsrun_core\", };\n\n \nstatic const struct clk_div_table ulp_div_table[] = {\n\t{ .val = 1, .div = 1, },\n\t{ .val = 2, .div = 2, },\n\t{ .val = 3, .div = 4, },\n\t{ .val = 4, .div = 8, },\n\t{ .val = 5, .div = 16, },\n\t{ .val = 6, .div = 32, },\n\t{ .val = 7, .div = 64, },\n\t{   },\n};\n\nstatic void __init imx7ulp_clk_scg1_init(struct device_node *np)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct clk_hw **hws;\n\tvoid __iomem *base;\n\n\tclk_data = kzalloc(struct_size(clk_data, hws, IMX7ULP_CLK_SCG1_END),\n\t\t\t   GFP_KERNEL);\n\tif (!clk_data)\n\t\treturn;\n\n\tclk_data->num = IMX7ULP_CLK_SCG1_END;\n\thws = clk_data->hws;\n\n\thws[IMX7ULP_CLK_DUMMY]\t\t= imx_clk_hw_fixed(\"dummy\", 0);\n\n\thws[IMX7ULP_CLK_ROSC]\t\t= imx_get_clk_hw_by_name(np, \"rosc\");\n\thws[IMX7ULP_CLK_SOSC]\t\t= imx_get_clk_hw_by_name(np, \"sosc\");\n\thws[IMX7ULP_CLK_SIRC]\t\t= imx_get_clk_hw_by_name(np, \"sirc\");\n\thws[IMX7ULP_CLK_FIRC]\t\t= imx_get_clk_hw_by_name(np, \"firc\");\n\thws[IMX7ULP_CLK_UPLL]\t\t= imx_get_clk_hw_by_name(np, \"upll\");\n\n\t \n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\n\t \n\thws[IMX7ULP_CLK_APLL_PRE_SEL]\t= imx_clk_hw_mux_flags(\"apll_pre_sel\", base + 0x508, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE);\n\thws[IMX7ULP_CLK_SPLL_PRE_SEL]\t= imx_clk_hw_mux_flags(\"spll_pre_sel\", base + 0x608, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE);\n\n\t \n\thws[IMX7ULP_CLK_APLL_PRE_DIV]\t= imx_clk_hw_divider_flags(\"apll_pre_div\", \"apll_pre_sel\", base + 0x508,\t8,\t3,\tCLK_SET_RATE_GATE);\n\thws[IMX7ULP_CLK_SPLL_PRE_DIV]\t= imx_clk_hw_divider_flags(\"spll_pre_div\", \"spll_pre_sel\", base + 0x608,\t8,\t3,\tCLK_SET_RATE_GATE);\n\n\t \n\thws[IMX7ULP_CLK_APLL]\t\t= imx_clk_hw_pllv4(IMX_PLLV4_IMX7ULP, \"apll\",  \"apll_pre_div\", base + 0x500);\n\thws[IMX7ULP_CLK_SPLL]\t\t= imx_clk_hw_pllv4(IMX_PLLV4_IMX7ULP, \"spll\",  \"spll_pre_div\", base + 0x600);\n\n\t \n\thws[IMX7ULP_CLK_APLL_PFD0]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"apll_pfd0\", \"apll\", base + 0x50c, 0);\n\thws[IMX7ULP_CLK_APLL_PFD1]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"apll_pfd1\", \"apll\", base + 0x50c, 1);\n\thws[IMX7ULP_CLK_APLL_PFD2]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"apll_pfd2\", \"apll\", base + 0x50c, 2);\n\thws[IMX7ULP_CLK_APLL_PFD3]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"apll_pfd3\", \"apll\", base + 0x50c, 3);\n\n\t \n\thws[IMX7ULP_CLK_SPLL_PFD0]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"spll_pfd0\", \"spll\", base + 0x60C, 0);\n\thws[IMX7ULP_CLK_SPLL_PFD1]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"spll_pfd1\", \"spll\", base + 0x60C, 1);\n\thws[IMX7ULP_CLK_SPLL_PFD2]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"spll_pfd2\", \"spll\", base + 0x60C, 2);\n\thws[IMX7ULP_CLK_SPLL_PFD3]\t= imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, \"spll_pfd3\", \"spll\", base + 0x60C, 3);\n\n\t \n\thws[IMX7ULP_CLK_APLL_PFD_SEL]\t= imx_clk_hw_mux_flags(\"apll_pfd_sel\", base + 0x508, 14, 2, apll_pfd_sels, ARRAY_SIZE(apll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE);\n\thws[IMX7ULP_CLK_SPLL_PFD_SEL]\t= imx_clk_hw_mux_flags(\"spll_pfd_sel\", base + 0x608, 14, 2, spll_pfd_sels, ARRAY_SIZE(spll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE);\n\thws[IMX7ULP_CLK_APLL_SEL]\t= imx_clk_hw_mux_flags(\"apll_sel\", base + 0x508, 1, 1, apll_sels, ARRAY_SIZE(apll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE);\n\thws[IMX7ULP_CLK_SPLL_SEL]\t= imx_clk_hw_mux_flags(\"spll_sel\", base + 0x608, 1, 1, spll_sels, ARRAY_SIZE(spll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE);\n\n\thws[IMX7ULP_CLK_SPLL_BUS_CLK]\t= imx_clk_hw_divider_gate(\"spll_bus_clk\", \"spll_sel\", CLK_SET_RATE_GATE, base + 0x604, 8, 3, 0, ulp_div_table, &imx_ccm_lock);\n\n\t \n\thws[IMX7ULP_CLK_SYS_SEL]\t= imx_clk_hw_mux2(\"scs_sel\", base + 0x14, 24, 4, scs_sels, ARRAY_SIZE(scs_sels));\n\thws[IMX7ULP_CLK_HSRUN_SYS_SEL] = imx_clk_hw_mux2(\"hsrun_scs_sel\", base + 0x1c, 24, 4, scs_sels, ARRAY_SIZE(scs_sels));\n\thws[IMX7ULP_CLK_NIC_SEL]\t= imx_clk_hw_mux2(\"nic_sel\", base + 0x40, 28, 1, nic_sels, ARRAY_SIZE(nic_sels));\n\thws[IMX7ULP_CLK_DDR_SEL]\t= imx_clk_hw_mux_flags(\"ddr_sel\", base + 0x30, 24, 2, ddr_sels, ARRAY_SIZE(ddr_sels), CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE);\n\n\thws[IMX7ULP_CLK_CORE_DIV]\t= imx_clk_hw_divider_flags(\"divcore\",\t\"scs_sel\",  base + 0x14, 16, 4, CLK_SET_RATE_PARENT);\n\thws[IMX7ULP_CLK_CORE]\t\t= imx_clk_hw_cpu(\"core\", \"divcore\", hws[IMX7ULP_CLK_CORE_DIV]->clk, hws[IMX7ULP_CLK_SYS_SEL]->clk, hws[IMX7ULP_CLK_SPLL_SEL]->clk, hws[IMX7ULP_CLK_FIRC]->clk);\n\thws[IMX7ULP_CLK_HSRUN_CORE_DIV] = imx_clk_hw_divider_flags(\"hsrun_divcore\", \"hsrun_scs_sel\", base + 0x1c, 16, 4, CLK_SET_RATE_PARENT);\n\thws[IMX7ULP_CLK_HSRUN_CORE] = imx_clk_hw_cpu(\"hsrun_core\", \"hsrun_divcore\", hws[IMX7ULP_CLK_HSRUN_CORE_DIV]->clk, hws[IMX7ULP_CLK_HSRUN_SYS_SEL]->clk, hws[IMX7ULP_CLK_SPLL_SEL]->clk, hws[IMX7ULP_CLK_FIRC]->clk);\n\n\thws[IMX7ULP_CLK_DDR_DIV]\t= imx_clk_hw_divider_gate(\"ddr_clk\", \"ddr_sel\", CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, base + 0x30, 0, 3,\n\t\t\t\t\t\t\t       0, ulp_div_table, &imx_ccm_lock);\n\n\thws[IMX7ULP_CLK_NIC0_DIV]\t= imx_clk_hw_divider_flags(\"nic0_clk\",\t\t\"nic_sel\",  base + 0x40, 24, 4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\thws[IMX7ULP_CLK_NIC1_DIV]\t= imx_clk_hw_divider_flags(\"nic1_clk\",\t\t\"nic0_clk\", base + 0x40, 16, 4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\thws[IMX7ULP_CLK_NIC1_BUS_DIV]\t= imx_clk_hw_divider_flags(\"nic1_bus_clk\",\t\"nic0_clk\", base + 0x40, 4,  4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\n\thws[IMX7ULP_CLK_GPU_DIV]\t= imx_clk_hw_divider(\"gpu_clk\", \"nic0_clk\", base + 0x40, 20, 4);\n\n\thws[IMX7ULP_CLK_SOSC_BUS_CLK]\t= imx_clk_hw_divider_gate(\"sosc_bus_clk\", \"sosc\", 0, base + 0x104, 8, 3,\n\t\t\t\t\t\t\t       CLK_DIVIDER_READ_ONLY, ulp_div_table, &imx_ccm_lock);\n\thws[IMX7ULP_CLK_FIRC_BUS_CLK]\t= imx_clk_hw_divider_gate(\"firc_bus_clk\", \"firc\", 0, base + 0x304, 8, 3,\n\t\t\t\t\t\t\t       CLK_DIVIDER_READ_ONLY, ulp_div_table, &imx_ccm_lock);\n\n\timx_check_clk_hws(hws, clk_data->num);\n\n\tof_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data);\n}\nCLK_OF_DECLARE(imx7ulp_clk_scg1, \"fsl,imx7ulp-scg1\", imx7ulp_clk_scg1_init);\n\nstatic void __init imx7ulp_clk_pcc2_init(struct device_node *np)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct clk_hw **hws;\n\tvoid __iomem *base;\n\n\tclk_data = kzalloc(struct_size(clk_data, hws, IMX7ULP_CLK_PCC2_END),\n\t\t\t   GFP_KERNEL);\n\tif (!clk_data)\n\t\treturn;\n\n\tclk_data->num = IMX7ULP_CLK_PCC2_END;\n\thws = clk_data->hws;\n\n\t \n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\n\thws[IMX7ULP_CLK_DMA1]\t\t= imx_clk_hw_gate(\"dma1\", \"nic1_clk\", base + 0x20, 30);\n\thws[IMX7ULP_CLK_RGPIO2P1]\t= imx_clk_hw_gate(\"rgpio2p1\", \"nic1_bus_clk\", base + 0x3c, 30);\n\thws[IMX7ULP_CLK_DMA_MUX1]\t= imx_clk_hw_gate(\"dma_mux1\", \"nic1_bus_clk\", base + 0x84, 30);\n\thws[IMX7ULP_CLK_CAAM]\t\t= imx_clk_hw_gate(\"caam\", \"nic1_clk\", base + 0x90, 30);\n\thws[IMX7ULP_CLK_LPTPM4]\t\t= imx7ulp_clk_hw_composite(\"lptpm4\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x94);\n\thws[IMX7ULP_CLK_LPTPM5]\t\t= imx7ulp_clk_hw_composite(\"lptpm5\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x98);\n\thws[IMX7ULP_CLK_LPIT1]\t\t= imx7ulp_clk_hw_composite(\"lpit1\",   periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x9c);\n\thws[IMX7ULP_CLK_LPSPI2]\t\t= imx7ulp_clk_hw_composite(\"lpspi2\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xa4);\n\thws[IMX7ULP_CLK_LPSPI3]\t\t= imx7ulp_clk_hw_composite(\"lpspi3\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xa8);\n\thws[IMX7ULP_CLK_LPI2C4]\t\t= imx7ulp_clk_hw_composite(\"lpi2c4\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xac);\n\thws[IMX7ULP_CLK_LPI2C5]\t\t= imx7ulp_clk_hw_composite(\"lpi2c5\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xb0);\n\thws[IMX7ULP_CLK_LPUART4]\t= imx7ulp_clk_hw_composite(\"lpuart4\", periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xb4);\n\thws[IMX7ULP_CLK_LPUART5]\t= imx7ulp_clk_hw_composite(\"lpuart5\", periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xb8);\n\thws[IMX7ULP_CLK_FLEXIO1]\t= imx7ulp_clk_hw_composite(\"flexio1\", periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0xc4);\n\thws[IMX7ULP_CLK_USB0]\t\t= imx7ulp_clk_hw_composite(\"usb0\",    periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xcc);\n\thws[IMX7ULP_CLK_USB1]\t\t= imx7ulp_clk_hw_composite(\"usb1\",    periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xd0);\n\thws[IMX7ULP_CLK_USB_PHY]\t= imx_clk_hw_gate(\"usb_phy\", \"nic1_bus_clk\", base + 0xd4, 30);\n\thws[IMX7ULP_CLK_USDHC0]\t\t= imx7ulp_clk_hw_composite(\"usdhc0\",  periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xdc);\n\thws[IMX7ULP_CLK_USDHC1]\t\t= imx7ulp_clk_hw_composite(\"usdhc1\",  periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xe0);\n\thws[IMX7ULP_CLK_WDG1]\t\t= imx7ulp_clk_hw_composite(\"wdg1\",    periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0xf4);\n\thws[IMX7ULP_CLK_WDG2]\t\t= imx7ulp_clk_hw_composite(\"wdg2\",    periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0x10c);\n\n\timx_check_clk_hws(hws, clk_data->num);\n\n\tof_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data);\n\n\timx_register_uart_clocks();\n}\nCLK_OF_DECLARE(imx7ulp_clk_pcc2, \"fsl,imx7ulp-pcc2\", imx7ulp_clk_pcc2_init);\n\nstatic void __init imx7ulp_clk_pcc3_init(struct device_node *np)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct clk_hw **hws;\n\tvoid __iomem *base;\n\n\tclk_data = kzalloc(struct_size(clk_data, hws, IMX7ULP_CLK_PCC3_END),\n\t\t\t   GFP_KERNEL);\n\tif (!clk_data)\n\t\treturn;\n\n\tclk_data->num = IMX7ULP_CLK_PCC3_END;\n\thws = clk_data->hws;\n\n\t \n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\n\thws[IMX7ULP_CLK_LPTPM6]\t= imx7ulp_clk_hw_composite(\"lptpm6\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x84);\n\thws[IMX7ULP_CLK_LPTPM7]\t= imx7ulp_clk_hw_composite(\"lptpm7\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x88);\n\n\thws[IMX7ULP_CLK_MMDC]\t\t= clk_hw_register_gate(NULL, \"mmdc\", \"nic1_clk\", CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t\t\t\t\t       base + 0xac, 30, 0, &imx_ccm_lock);\n\thws[IMX7ULP_CLK_LPI2C6]\t= imx7ulp_clk_hw_composite(\"lpi2c6\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x90);\n\thws[IMX7ULP_CLK_LPI2C7]\t= imx7ulp_clk_hw_composite(\"lpi2c7\",  periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x94);\n\thws[IMX7ULP_CLK_LPUART6]\t= imx7ulp_clk_hw_composite(\"lpuart6\", periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x98);\n\thws[IMX7ULP_CLK_LPUART7]\t= imx7ulp_clk_hw_composite(\"lpuart7\", periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, false, true, base + 0x9c);\n\thws[IMX7ULP_CLK_DSI]\t\t= imx7ulp_clk_hw_composite(\"dsi\",     periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0xa4);\n\thws[IMX7ULP_CLK_LCDIF]\t\t= imx7ulp_clk_hw_composite(\"lcdif\",   periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xa8);\n\n\thws[IMX7ULP_CLK_VIU]\t\t= imx_clk_hw_gate(\"viu\",   \"nic1_clk\",\t   base + 0xa0, 30);\n\thws[IMX7ULP_CLK_PCTLC]\t\t= imx_clk_hw_gate(\"pctlc\", \"nic1_bus_clk\", base + 0xb8, 30);\n\thws[IMX7ULP_CLK_PCTLD]\t\t= imx_clk_hw_gate(\"pctld\", \"nic1_bus_clk\", base + 0xbc, 30);\n\thws[IMX7ULP_CLK_PCTLE]\t\t= imx_clk_hw_gate(\"pctle\", \"nic1_bus_clk\", base + 0xc0, 30);\n\thws[IMX7ULP_CLK_PCTLF]\t\t= imx_clk_hw_gate(\"pctlf\", \"nic1_bus_clk\", base + 0xc4, 30);\n\n\thws[IMX7ULP_CLK_GPU3D]\t\t= imx7ulp_clk_hw_composite(\"gpu3d\",   periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, false, true, base + 0x140);\n\thws[IMX7ULP_CLK_GPU2D]\t\t= imx7ulp_clk_hw_composite(\"gpu2d\",   periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, false, true, base + 0x144);\n\n\timx_check_clk_hws(hws, clk_data->num);\n\n\tof_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data);\n\n\timx_register_uart_clocks();\n}\nCLK_OF_DECLARE(imx7ulp_clk_pcc3, \"fsl,imx7ulp-pcc3\", imx7ulp_clk_pcc3_init);\n\nstatic void __init imx7ulp_clk_smc1_init(struct device_node *np)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct clk_hw **hws;\n\tvoid __iomem *base;\n\n\tclk_data = kzalloc(struct_size(clk_data, hws, IMX7ULP_CLK_SMC1_END),\n\t\t\t   GFP_KERNEL);\n\tif (!clk_data)\n\t\treturn;\n\n\tclk_data->num = IMX7ULP_CLK_SMC1_END;\n\thws = clk_data->hws;\n\n\t \n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\n\thws[IMX7ULP_CLK_ARM] = imx_clk_hw_mux_flags(\"arm\", base + 0x10, 8, 2, arm_sels, ARRAY_SIZE(arm_sels), CLK_SET_RATE_PARENT);\n\n\timx_check_clk_hws(hws, clk_data->num);\n\n\tof_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data);\n}\nCLK_OF_DECLARE(imx7ulp_clk_smc1, \"fsl,imx7ulp-smc1\", imx7ulp_clk_smc1_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}