{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649433696320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649433696322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:01:35 2022 " "Processing started: Fri Apr 08 12:01:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649433696322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433696322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433696322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649433702296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649433702296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/ecse325/lab5/g40_timestamper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /desktop/ecse325/lab5/g40_timestamper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_timestamper-g40_timestamper_arch " "Found design unit 1: g40_timestamper-g40_timestamper_arch" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710598 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_timestamper " "Found entity 1: g40_timestamper" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/ecse325/lab5/g40_modulo33401.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /desktop/ecse325/lab5/g40_modulo33401.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_modulo33401-g40_modulo33401_arch " "Found design unit 1: g40_modulo33401-g40_modulo33401_arch" {  } { { "../g40_modulo33401.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_modulo33401.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710602 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_modulo33401 " "Found entity 1: g40_modulo33401" {  } { { "../g40_modulo33401.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_modulo33401.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/ecse325/lab5/g40_mod_exp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /desktop/ecse325/lab5/g40_mod_exp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_mod_exp-g40_mod_exp_arch " "Found design unit 1: g40_mod_exp-g40_mod_exp_arch" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710605 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_mod_exp " "Found entity 1: g40_mod_exp" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/ecse325/lab5/g40_hash10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /desktop/ecse325/lab5/g40_hash10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g40_HASH10-g40_HASH10_arch " "Found design unit 1: g40_HASH10-g40_HASH10_arch" {  } { { "../g40_HASH10.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_HASH10.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710618 ""} { "Info" "ISGN_ENTITY_NAME" "1 g40_HASH10 " "Found entity 1: g40_HASH10" {  } { { "../g40_HASH10.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_HASH10.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab_custom_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab_custom_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_custom_component-Structure " "Found design unit 1: qsys_lab_custom_component-Structure" {  } { { "qsys_lab_custom_component.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab_custom_component.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710621 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_custom_component " "Found entity 1: qsys_lab_custom_component" {  } { { "qsys_lab_custom_component.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab_custom_component.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab-rtl " "Found design unit 1: qsys_lab-rtl" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710632 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab " "Found entity 1: qsys_lab" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller-rtl " "Found design unit 1: qsys_lab_rst_controller-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710640 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller " "Found entity 1: qsys_lab_rst_controller" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller_001-rtl " "Found design unit 1: qsys_lab_rst_controller_001-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710650 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller_001 " "Found entity 1: qsys_lab_rst_controller_001" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper_001 " "Found entity 1: qsys_lab_irq_mapper_001" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper " "Found entity 1: qsys_lab_irq_mapper" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1 " "Found entity 1: qsys_lab_mm_interconnect_1" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710710 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710741 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710741 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710741 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710741 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710793 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710807 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router_002 " "Found entity 2: qsys_lab_mm_interconnect_1_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710813 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router " "Found entity 2: qsys_lab_mm_interconnect_1_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0 " "Found entity 1: qsys_lab_mm_interconnect_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710875 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router_002 " "Found entity 2: qsys_lab_mm_interconnect_0_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649433710879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710880 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router " "Found entity 2: qsys_lab_mm_interconnect_0_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_custom_component-Structure " "Found design unit 1: qsys_lab_custom_component-Structure" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710884 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_custom_component " "Found entity 1: qsys_lab_custom_component" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0 " "Found entity 1: qsys_lab_hps_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io " "Found entity 1: qsys_lab_hps_0_hps_io" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433710987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433710987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io_border " "Found entity 1: qsys_lab_hps_0_hps_io_border" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_fpga_interfaces " "Found entity 1: qsys_lab_hps_0_fpga_interfaces" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SWITCHES " "Found entity 1: qsys_lab_SWITCHES" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SRAM " "Found entity 1: qsys_lab_SRAM" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_PUSHBUTTONS " "Found entity 1: qsys_lab_PUSHBUTTONS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_LEDS " "Found entity 1: qsys_lab_LEDS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX5_HEX4 " "Found entity 1: qsys_lab_HEX5_HEX4" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX3_HEX0 " "Found entity 1: qsys_lab_HEX3_HEX0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1649433711082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_lab " "Elaborating entity \"qsys_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649433711474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX3_HEX0 qsys_lab_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"qsys_lab_HEX3_HEX0\" for hierarchy \"qsys_lab_HEX3_HEX0:hex3_hex0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex3_hex0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX5_HEX4 qsys_lab_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"qsys_lab_HEX5_HEX4\" for hierarchy \"qsys_lab_HEX5_HEX4:hex5_hex4\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex5_hex4" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_LEDS qsys_lab_LEDS:leds " "Elaborating entity \"qsys_lab_LEDS\" for hierarchy \"qsys_lab_LEDS:leds\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "leds" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_PUSHBUTTONS qsys_lab_PUSHBUTTONS:pushbuttons " "Elaborating entity \"qsys_lab_PUSHBUTTONS\" for hierarchy \"qsys_lab_PUSHBUTTONS:pushbuttons\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "pushbuttons" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SRAM qsys_lab_SRAM:sram " "Elaborating entity \"qsys_lab_SRAM\" for hierarchy \"qsys_lab_SRAM:sram\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "sram" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "the_altsyncram" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433711600 ""}  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649433711600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghj1 " "Found entity 1: altsyncram_ghj1" {  } { { "db/altsyncram_ghj1.tdf" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/db/altsyncram_ghj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433711658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghj1 qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ghj1:auto_generated " "Elaborating entity \"altsyncram_ghj1\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ghj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SWITCHES qsys_lab_SWITCHES:switches " "Elaborating entity \"qsys_lab_SWITCHES\" for hierarchy \"qsys_lab_SWITCHES:switches\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "switches" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0 qsys_lab_hps_0:hps_0 " "Elaborating entity \"qsys_lab_hps_0\" for hierarchy \"qsys_lab_hps_0:hps_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hps_0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_fpga_interfaces qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"qsys_lab_hps_0_fpga_interfaces\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "fpga_interfaces" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io " "Elaborating entity \"qsys_lab_hps_0_hps_io\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "hps_io" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io_border qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border " "Elaborating entity \"qsys_lab_hps_0_hps_io_border\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "border" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "pll" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433711769 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711769 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "p0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711773 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433711783 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711786 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1649433711798 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433711799 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649433711799 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711799 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433711806 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433711807 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711810 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..176\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..176\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711826 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[143..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[143..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711826 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711826 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711826 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649433711826 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433711968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649433712008 ""}  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649433712008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649433712049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "seq" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "c0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649433712199 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "oct" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "dll" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_custom_component qsys_lab_custom_component:qsys_lab_custom_component_0 " "Elaborating entity \"qsys_lab_custom_component\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "qsys_lab_custom_component_0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712218 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "int_timestamp qsys_lab_custom_component.vhd(18) " "VHDL Signal Declaration warning at qsys_lab_custom_component.vhd(18): used explicit default value for signal \"int_timestamp\" because signal was never assigned a value" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649433712222 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g40_timestamper qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst " "Elaborating entity \"g40_timestamper\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" "component_inst" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712223 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d g40_timestamper.vhd(27) " "VHDL Signal Declaration warning at g40_timestamper.vhd(27): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649433712227 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signature g40_timestamper.vhd(102) " "VHDL Process Statement warning at g40_timestamper.vhd(102): inferring latch(es) for signal or variable \"signature\", which holds its previous value in one or more paths through the process" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649433712227 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timestamp g40_timestamper.vhd(111) " "VHDL Process Statement warning at g40_timestamper.vhd(111): signal \"timestamp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649433712227 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[0\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[0\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712227 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[1\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[1\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[2\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[2\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[3\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[3\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[4\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[4\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[5\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[5\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[6\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[6\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[7\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[7\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[8\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[8\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[9\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[9\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[10\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[10\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[11\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[11\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712228 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[12\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[12\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712229 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[13\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[13\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712229 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[14\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[14\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712229 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signature\[15\] g40_timestamper.vhd(102) " "Inferred latch for \"signature\[15\]\" at g40_timestamper.vhd(102)" {  } { { "../g40_timestamper.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712229 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g40_HASH10 qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_HASH10:hash10a " "Elaborating entity \"g40_HASH10\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_HASH10:hash10a\"" {  } { { "../g40_timestamper.vhd" "hash10a" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g40_mod_exp qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor " "Elaborating entity \"g40_mod_exp\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\"" {  } { { "../g40_timestamper.vhd" "encryptor" { Text "H:/Desktop/ECSE325/lab5/g40_timestamper.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Afloor33401 g40_mod_exp.vhd(34) " "Verilog HDL or VHDL warning at g40_mod_exp.vhd(34): object \"Afloor33401\" assigned a value but never read" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433712242 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g40_mod_exp.vhd(56) " "VHDL Process Statement warning at g40_mod_exp.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Amod33401 g40_mod_exp.vhd(85) " "VHDL Process Statement warning at g40_mod_exp.vhd(85): signal \"Amod33401\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s g40_mod_exp.vhd(76) " "VHDL Process Statement warning at g40_mod_exp.vhd(76): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ready g40_mod_exp.vhd(76) " "VHDL Process Statement warning at g40_mod_exp.vhd(76): inferring latch(es) for signal or variable \"ready\", which holds its previous value in one or more paths through the process" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready g40_mod_exp.vhd(76) " "Inferred latch for \"ready\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[0\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[1\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712243 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[2\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[3\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[4\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[5\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[6\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[7\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[8\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[9\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[10\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712244 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[11\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[12\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[13\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[14\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] g40_mod_exp.vhd(76) " "Inferred latch for \"s\[15\]\" at g40_mod_exp.vhd(76)" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1649433712245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g40_modulo33401 qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|g40_modulo33401:modulator " "Elaborating entity \"g40_modulo33401\" for hierarchy \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|g40_modulo33401:modulator\"" {  } { { "../g40_mod_exp.vhd" "modulator" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0 qsys_lab_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_translator" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rsp_fifo" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rdata_fifo" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_0_router\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "the_default_decode" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router_002" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_burst_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_demux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_mux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "arb" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_demux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_mux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_rsp_width_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433712496 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433712497 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649433712497 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_cmd_width_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712504 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649433712509 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649433712509 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "avalon_st_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1 qsys_lab_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"qsys_lab_mm_interconnect_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_1" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qsys_lab_custom_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qsys_lab_custom_component_0_avalon_slave_0_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_translator" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_translator" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_agent" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qsys_lab_custom_component_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_1_router\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "the_default_decode" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002 qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router_002" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "qsys_lab_custom_component_0_avalon_slave_0_burst_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qsys_lab_custom_component_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433712799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_demux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_mux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_demux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_mux" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "arb" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper qsys_lab_irq_mapper:irq_mapper " "Elaborating entity \"qsys_lab_irq_mapper\" for hierarchy \"qsys_lab_irq_mapper:irq_mapper\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper_001 qsys_lab_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"qsys_lab_irq_mapper_001\" for hierarchy \"qsys_lab_irq_mapper_001:irq_mapper_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper_001" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller qsys_lab_rst_controller:rst_controller " "Elaborating entity \"qsys_lab_rst_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "rst_controller" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller_001 qsys_lab_rst_controller_001:rst_controller_001 " "Elaborating entity \"qsys_lab_rst_controller_001\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller_001" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713261 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qsys_lab_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at qsys_lab_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649433713264 "|qsys_lab|qsys_lab_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "rst_controller_001" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433713267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649433719769 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~_emulated qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1 " "Register \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state\" is converted into an equivalent circuit using register \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~_emulated\" and latch \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1\"" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649433719902 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor|state.calculating_state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state~_emulated qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state~1 " "Register \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state\" is converted into an equivalent circuit using register \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state~_emulated\" and latch \"qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.reset_state~1\"" {  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649433719902 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor|state.reset_state"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1649433719902 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433721497 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649433721497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433721838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "491 " "491 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649433723199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "qsys_lab_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"qsys_lab_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433723601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ECSE325_QSYS 24 " "Ignored 24 assignments for entity \"ECSE325_QSYS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723948 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1649433723948 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_tutorial 24 " "Ignored 24 assignments for entity \"qsys_tutorial\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649433723950 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1649433723950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Desktop/ECSE325/lab5/qsys_project/output_files/qsys_lab.map.smsg " "Generated suppressed messages file H:/Desktop/ECSE325/lab5/qsys_project/output_files/qsys_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433724935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 0 0 0 " "Adding 14 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649433870163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649433870163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4555 " "Implemented 4555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3532 " "Implemented 3532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1649433871294 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649433871294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649433871294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649433871827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:04:31 2022 " "Processing ended: Fri Apr 08 12:04:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649433871827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649433871827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649433871827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649433871827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649433883539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649433883541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:04:41 2022 " "Processing started: Fri Apr 08 12:04:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649433883541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649433883541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649433883541 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649433883630 ""}
{ "Info" "0" "" "Project  = qsys_lab" {  } {  } 0 0 "Project  = qsys_lab" 0 0 "Fitter" 0 0 1649433883630 ""}
{ "Info" "0" "" "Revision = qsys_lab" {  } {  } 0 0 "Revision = qsys_lab" 0 0 "Fitter" 0 0 1649433883630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649433884002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649433884003 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "qsys_lab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"qsys_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649433884051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649433884089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649433884089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649433884648 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649433884668 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649433888234 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649433888300 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 214 " "No exact pin location assignment(s) for 90 pins of 214 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649433888736 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1649433888755 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1649433888755 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649433902738 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G10 " "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649433904094 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649433904094 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1677 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1677 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649433904095 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649433904095 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433904095 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649433908625 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_lab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_lab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649433908630 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_lab/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'qsys_lab/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649433908743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649433908784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649433909162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649433909183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649433909184 ""}  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649433909184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649433909185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649433909185 ""}  } { { "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649433909185 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sdc " "Reading SDC File: 'qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649433909212 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~6\|combout " "Node \"qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433909267 ""} { "Warning" "WSTA_SCC_NODE" "qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~2\|datad " "Node \"qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433909267 ""} { "Warning" "WSTA_SCC_NODE" "qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~2\|combout " "Node \"qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433909267 ""} { "Warning" "WSTA_SCC_NODE" "qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~6\|datac " "Node \"qsys_lab_custom_component_0\|component_inst\|encryptor\|state.reset_state~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649433909267 ""}  } { { "../g40_mod_exp.vhd" "" { Text "H:/Desktop/ECSE325/lab5/g40_mod_exp.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649433909267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 clk_clk " "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649433909274 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649433909274 "|qsys_lab|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|ready " "Node: qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|signature\[14\] qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|ready " "Latch qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|signature\[14\] is being clocked by qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649433909274 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649433909274 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor|ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1 " "Node: qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|s\[1\] qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1 " "Latch qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|s\[1\] is being clocked by qsys_lab_custom_component:qsys_lab_custom_component_0\|g40_timestamper:component_inst\|g40_mod_exp:encryptor\|state.calculating_state~1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649433909274 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649433909274 "|qsys_lab|qsys_lab_custom_component:qsys_lab_custom_component_0|g40_timestamper:component_inst|g40_mod_exp:encryptor|state.calculating_state~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|usb1_inst~FF_3474 hps_io_hps_io_usb1_inst_CLK " "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_io_hps_io_usb1_inst_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649433909275 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649433909275 "|qsys_lab|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649433909275 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649433909275 "|qsys_lab|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649433909278 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649433909278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649433909331 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1649433909331 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[4\]_IN (Rise) memory_mem_dqs\[4\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[4\]_IN (Rise) to memory_mem_dqs\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[4\]_IN (Rise) memory_mem_dqs\[4\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[4\]_IN (Rise) to memory_mem_dqs\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[4\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[4\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[4\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[4\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[4\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[4\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[4\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[4\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[4\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649433909350 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1649433909350 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649433909361 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[4\]_IN " "   2.500 memory_mem_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[4\]_OUT " "   2.500 memory_mem_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[4\]_OUT " "   2.500 memory_mem_dqs_n\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649433909362 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649433909362 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649433909504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649433909505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649433909506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649433909510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649433909520 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649433909528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649433909528 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649433909533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649433909621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649433909626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649433909626 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433910211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649433914361 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649433916371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433930146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649433948593 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649433949987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433949987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649433954938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649433959270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649433959270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649433960651 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649433960651 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649433960651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433960655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.33 " "Total time spent on timing analysis during the Fitter is 2.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649433965115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649433965216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649433967073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649433967076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649433968928 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649433982179 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649433982842 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 550 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 548 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 549 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 555 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 556 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 557 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 562 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 563 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 564 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 565 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 566 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 568 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 569 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 572 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 573 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[32\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[32\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[32\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[33\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[33\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[33\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[34\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[34\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[34\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 576 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[35\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[35\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[35\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 577 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[36\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[36\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[36] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[36\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 578 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[37\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[37\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[37] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[37\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 579 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[38\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[38\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[38] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[38\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[39\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[39\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[39] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[39\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[4\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[4\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[4\]" } } } } { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "H:/Desktop/ECSE325/lab5/qsys_project/qsys_lab/synthesis/qsys_lab.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "H:/Desktop/ECSE325/lab5/qsys_project/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649433982880 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1649433982880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Desktop/ECSE325/lab5/qsys_project/output_files/qsys_lab.fit.smsg " "Generated suppressed messages file H:/Desktop/ECSE325/lab5/qsys_project/output_files/qsys_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649433983207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7664 " "Peak virtual memory: 7664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649433986391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:06:26 2022 " "Processing ended: Fri Apr 08 12:06:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649433986391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649433986391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:55 " "Total CPU time (on all processors): 00:04:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649433986391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649433986391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649433990337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649433990339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:06:29 2022 " "Processing started: Fri Apr 08 12:06:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649433990339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649433990339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649433990339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649433993119 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649433998317 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1649434002291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649434002555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:06:42 2022 " "Processing ended: Fri Apr 08 12:06:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649434002555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649434002555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649434002555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649434002555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649434003374 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sta " "Current module quartus_sta ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Assembler" 0 -1 1649434003401 ""}
