{
  "r": [
    [
      "CL_UNORM_INT8",
      "R8_UNORM"
    ],
    [
      "CL_SNORM_INT8",
      "R8_SNORM"
    ],
    [
      "CL_UNSIGNED_INT8",
      "R8_UINT"
    ],
    [
      "CL_SIGNED_INT8",
      "R8_SINT"
    ],
    [
      "CL_UNORM_INT16",
      "R16_UNORM"
    ],
    [
      "CL_SNORM_INT16",
      "R16_SNORM"
    ],
    [
      "CL_UNSIGNED_INT16",
      "R16_UINT"
    ],
    [
      "CL_SIGNED_INT16",
      "R16_SINT"
    ],
    [
      "CL_HALF_FLOAT",
      "R16_FLOAT"
    ],
    [
      "CL_UNSIGNED_INT32",
      "R32_UINT"
    ],
    [
      "CL_SIGNED_INT32",
      "R32_SINT"
    ],
    [
      "CL_FLOAT",
      "R32_FLOAT"
    ]
  ],
  "rg": [
    [
      "CL_UNORM_INT8",
      "R8G8_UNORM"
    ],
    [
      "CL_SNORM_INT8",
      "R8G8_SNORM"
    ],
    [
      "CL_UNSIGNED_INT8",
      "R8G8_UINT"
    ],
    [
      "CL_SIGNED_INT8",
      "R8G8_SINT"
    ],
    [
      "CL_UNORM_INT16",
      "R16G16_UNORM"
    ],
    [
      "CL_SNORM_INT16",
      "R16G16_SNORM"
    ],
    [
      "CL_UNSIGNED_INT16",
      "R16G16_UINT"
    ],
    [
      "CL_SIGNED_INT16",
      "R16G16_SINT"
    ],
    [
      "CL_HALF_FLOAT",
      "R16G16_FLOAT"
    ],
    [
      "CL_UNSIGNED_INT32",
      "R32G32_UINT"
    ],
    [
      "CL_SIGNED_INT32",
      "R32G32_SINT"
    ],
    [
      "CL_FLOAT",
      "R32G32_FLOAT"
    ]
  ],
  "rgb": [
    [
      "CL_UNORM_INT8",
      "R8G8B8_UNORM"
    ],
    [
      "CL_SNORM_INT8",
      "R8G8B8_SNORM"
    ],
    [
      "CL_UNSIGNED_INT8",
      "R8G8B8_UINT"
    ],
    [
      "CL_SIGNED_INT8",
      "R8G8B8_SINT"
    ],
    [
      "CL_UNORM_INT16",
      "R16G16B16_UNORM"
    ],
    [
      "CL_SNORM_INT16",
      "R16G16B16_SNORM"
    ],
    [
      "CL_UNSIGNED_INT16",
      "R16G16B16_UINT"
    ],
    [
      "CL_SIGNED_INT16",
      "R16G16B16_SINT"
    ],
    [
      "CL_HALF_FLOAT",
      "R16G16B16_FLOAT"
    ],
    [
      "CL_UNSIGNED_INT32",
      "R32G32B32_UINT"
    ],
    [
      "CL_SIGNED_INT32",
      "R32G32B32_SINT"
    ],
    [
      "CL_FLOAT",
      "R32G32B32_FLOAT"
    ]
  ],
  "rgba": [
    [
      "CL_UNORM_INT8",
      "R8G8B8A8_UNORM"
    ],
    [
      "CL_SNORM_INT8",
      "R8G8B8A8_SNORM"
    ],
    [
      "CL_UNSIGNED_INT8",
      "R8G8B8A8_UINT"
    ],
    [
      "CL_SIGNED_INT8",
      "R8G8B8A8_SINT"
    ],
    [
      "CL_UNORM_INT16",
      "R16G16B16A16_UNORM"
    ],
    [
      "CL_SNORM_INT16",
      "R16G16B16A16_SNORM"
    ],
    [
      "CL_UNSIGNED_INT16",
      "R16G16B16A16_UINT"
    ],
    [
      "CL_SIGNED_INT16",
      "R16G16B16A16_SINT"
    ],
    [
      "CL_HALF_FLOAT",
      "R16G16B16A16_FLOAT"
    ],
    [
      "CL_UNSIGNED_INT32",
      "R32G32B32A32_UINT"
    ],
    [
      "CL_SIGNED_INT32",
      "R32G32B32A32_SINT"
    ],
    [
      "CL_FLOAT",
      "R32G32B32A32_FLOAT"
    ]
  ]
}