{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556280070454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556280070461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:01:09 2019 " "Processing started: Fri Apr 26 20:01:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556280070461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556280070461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDSUB16 -c ADDSUB16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDSUB16 -c ADDSUB16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556280070461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556280071090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556280071090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB16_tb " "Found entity 1: ADDSUB16_tb" {  } { { "ADDSUB16_tb.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556280086713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556280086713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB16 " "Found entity 1: ADDSUB16" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556280086717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556280086717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDSUB16 " "Elaborating entity \"ADDSUB16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556280086765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADDSUB16.v(12) " "Verilog HDL assignment warning at ADDSUB16.v(12): truncated value with size 32 to match size of target (16)" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556280086766 "|ADDSUB16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADDSUB16.v(16) " "Verilog HDL assignment warning at ADDSUB16.v(16): truncated value with size 32 to match size of target (16)" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556280086767 "|ADDSUB16"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556280087386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556280087860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556280087860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "No output dependent on input pin \"DATA\[0\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[1\] " "No output dependent on input pin \"DATA\[1\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[2\] " "No output dependent on input pin \"DATA\[2\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[3\] " "No output dependent on input pin \"DATA\[3\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[4\] " "No output dependent on input pin \"DATA\[4\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[5\] " "No output dependent on input pin \"DATA\[5\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[6\] " "No output dependent on input pin \"DATA\[6\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[7\] " "No output dependent on input pin \"DATA\[7\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[8\] " "No output dependent on input pin \"DATA\[8\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[9\] " "No output dependent on input pin \"DATA\[9\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[10\] " "No output dependent on input pin \"DATA\[10\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[11\] " "No output dependent on input pin \"DATA\[11\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[12\] " "No output dependent on input pin \"DATA\[12\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[13\] " "No output dependent on input pin \"DATA\[13\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[14\] " "No output dependent on input pin \"DATA\[14\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[15\] " "No output dependent on input pin \"DATA\[15\]\"" {  } { { "ADDSUB16.v" "" { Text "D:/EDAdemo/ADDSUB16/ADDSUB16.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556280087922 "|ADDSUB16|DATA[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556280087922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556280087922 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556280087922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556280087922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556280087922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556280087940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:01:27 2019 " "Processing ended: Fri Apr 26 20:01:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556280087940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556280087940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556280087940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556280087940 ""}
