$date
	Wed Aug 29 15:25:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 2 ! data_out [1:0] $end
$var reg 4 " data_in [3:0] $end
$scope module e_0 $end
$var wire 4 # encoder_in [3:0] $end
$var reg 2 $ encoder_out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#1
b1 $
b1 !
b10 "
b10 #
#2
b10 $
b10 !
b100 "
b100 #
#3
b11 $
b11 !
b1000 "
b1000 #
#4
b1 $
b1 !
b11 "
b11 #
#5
b10 $
b10 !
b101 "
b101 #
#6
b11 $
b11 !
b1001 "
b1001 #
#7
b10 $
b10 !
b110 "
b110 #
#8
b11 $
b11 !
b1010 "
b1010 #
#9
b11 $
b11 !
b1100 "
b1100 #
#19
