`timescale 1ns/10ps
module ADDRDecoding_TB();
	reg [31:0] adress;
	reg Clk;
   wire cs;
	
	ADDRDecoding Teste(
		.Clk(Clk),
		.adress(adress),
		.cs(cs)
	);
	
	initial
	begin
		Clk = 0;
		adress = 32'hABABFFFF;
		
		#20 adress = 32'h0020FFFF;
		
		#20 adress = 32'h00002100;
		
		#20 adress = 32'h0045AB7F;
		
		#20 adress = 32'h00002000;
		
		#20 adress = 32'h0045AB7F;
		
		#20 adress = 32'h01002100;
		
		#20 adress = 32'h000023FF;
	end
	  
   initial 
	begin
		#200 $stop;
	end		
	
	initial forever #5 Clk = ~Clk;
	
endmodule 