OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.28.47/tmp/placement/5-global.odb'…
define_corners Typical
read_liberty -corner Typical /home/vignesh/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _590_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[61] (net)
                  0.05    0.00    0.34 ^ _521_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.04    0.10    0.44 ^ _521_/X (sky130_fd_sc_hd__or2_2)
                                         _219_ (net)
                  0.04    0.00    0.44 ^ _522_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.15    0.59 ^ _522_/X (sky130_fd_sc_hd__o211a_2)
                                         _062_ (net)
                  0.04    0.00    0.59 ^ _590_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _564_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[35] (net)
                  0.05    0.00    0.34 ^ _463_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _463_/X (sky130_fd_sc_hd__or2_2)
                                         _187_ (net)
                  0.05    0.00    0.45 ^ _464_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.15    0.60 ^ _464_/X (sky130_fd_sc_hd__o211a_2)
                                         _036_ (net)
                  0.05    0.00    0.60 ^ _564_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _588_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[59] (net)
                  0.05    0.00    0.34 ^ _517_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _517_/X (sky130_fd_sc_hd__or2_2)
                                         _217_ (net)
                  0.05    0.00    0.45 ^ _518_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.15    0.60 ^ _518_/X (sky130_fd_sc_hd__o211a_2)
                                         _060_ (net)
                  0.05    0.00    0.60 ^ _588_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _566_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[37] (net)
                  0.05    0.00    0.34 ^ _467_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.44 ^ _467_/X (sky130_fd_sc_hd__or2_2)
                                         _189_ (net)
                  0.05    0.00    0.45 ^ _468_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.60 ^ _468_/X (sky130_fd_sc_hd__o211a_2)
                                         _038_ (net)
                  0.05    0.00    0.60 ^ _566_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _589_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[60] (net)
                  0.05    0.00    0.34 ^ _519_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _519_/X (sky130_fd_sc_hd__or2_2)
                                         _218_ (net)
                  0.05    0.00    0.45 ^ _520_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.16    0.61 ^ _520_/X (sky130_fd_sc_hd__o211a_2)
                                         _061_ (net)
                  0.05    0.00    0.61 ^ _589_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _559_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[30] (net)
                  0.04    0.00    0.34 ^ _452_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.44 ^ _452_/X (sky130_fd_sc_hd__or2_2)
                                         _181_ (net)
                  0.05    0.00    0.44 ^ _453_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.60 ^ _453_/X (sky130_fd_sc_hd__o211a_2)
                                         _031_ (net)
                  0.05    0.00    0.61 ^ _559_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _563_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[34] (net)
                  0.05    0.00    0.34 ^ _461_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _461_/X (sky130_fd_sc_hd__or2_2)
                                         _186_ (net)
                  0.05    0.00    0.45 ^ _462_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.16    0.61 ^ _462_/X (sky130_fd_sc_hd__o211a_2)
                                         _035_ (net)
                  0.05    0.00    0.61 ^ _563_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _570_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[41] (net)
                  0.05    0.00    0.34 ^ _478_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _478_/X (sky130_fd_sc_hd__or2_2)
                                         _196_ (net)
                  0.05    0.00    0.45 ^ _479_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.15    0.61 ^ _479_/X (sky130_fd_sc_hd__o211a_2)
                                         _042_ (net)
                  0.05    0.00    0.61 ^ _570_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _578_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[49] (net)
                  0.05    0.00    0.34 ^ _495_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _495_/X (sky130_fd_sc_hd__or2_2)
                                         _205_ (net)
                  0.05    0.00    0.45 ^ _496_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.15    0.61 ^ _496_/X (sky130_fd_sc_hd__o211a_2)
                                         _050_ (net)
                  0.05    0.00    0.61 ^ _578_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _565_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[36] (net)
                  0.05    0.00    0.34 ^ _465_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _465_/X (sky130_fd_sc_hd__or2_2)
                                         _188_ (net)
                  0.05    0.00    0.45 ^ _466_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.16    0.61 ^ _466_/X (sky130_fd_sc_hd__o211a_2)
                                         _037_ (net)
                  0.05    0.00    0.61 ^ _565_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _574_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[45] (net)
                  0.05    0.00    0.35 ^ _486_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _486_/X (sky130_fd_sc_hd__or2_2)
                                         _200_ (net)
                  0.05    0.00    0.45 ^ _487_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.15    0.61 ^ _487_/X (sky130_fd_sc_hd__o211a_2)
                                         _046_ (net)
                  0.05    0.00    0.61 ^ _574_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _567_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[38] (net)
                  0.05    0.00    0.34 ^ _470_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _470_/X (sky130_fd_sc_hd__or2_2)
                                         _191_ (net)
                  0.05    0.00    0.45 ^ _471_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _471_/X (sky130_fd_sc_hd__o211a_2)
                                         _039_ (net)
                  0.06    0.00    0.61 ^ _567_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.33    0.33 ^ _561_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[32] (net)
                  0.04    0.00    0.33 ^ _457_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.44 ^ _457_/X (sky130_fd_sc_hd__or2_2)
                                         _184_ (net)
                  0.05    0.00    0.44 ^ _458_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.61 ^ _458_/X (sky130_fd_sc_hd__o211a_2)
                                         _033_ (net)
                  0.06    0.00    0.61 ^ _561_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _572_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[43] (net)
                  0.05    0.00    0.34 ^ _482_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _482_/X (sky130_fd_sc_hd__or2_2)
                                         _198_ (net)
                  0.05    0.00    0.45 ^ _483_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _483_/X (sky130_fd_sc_hd__o211a_2)
                                         _044_ (net)
                  0.05    0.00    0.61 ^ _572_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _576_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[47] (net)
                  0.05    0.00    0.34 ^ _490_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _490_/X (sky130_fd_sc_hd__or2_2)
                                         _202_ (net)
                  0.05    0.00    0.45 ^ _491_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _491_/X (sky130_fd_sc_hd__o211a_2)
                                         _048_ (net)
                  0.05    0.00    0.61 ^ _576_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _573_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[44] (net)
                  0.06    0.00    0.35 ^ _484_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _484_/X (sky130_fd_sc_hd__or2_2)
                                         _199_ (net)
                  0.05    0.00    0.45 ^ _485_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.16    0.61 ^ _485_/X (sky130_fd_sc_hd__o211a_2)
                                         _045_ (net)
                  0.05    0.00    0.61 ^ _573_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _584_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[55] (net)
                  0.05    0.00    0.34 ^ _509_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _509_/X (sky130_fd_sc_hd__or2_2)
                                         _213_ (net)
                  0.05    0.00    0.45 ^ _510_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _510_/X (sky130_fd_sc_hd__o211a_2)
                                         _056_ (net)
                  0.06    0.00    0.61 ^ _584_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.33    0.33 ^ _562_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[33] (net)
                  0.04    0.00    0.33 ^ _459_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.44 ^ _459_/X (sky130_fd_sc_hd__or2_2)
                                         _185_ (net)
                  0.05    0.00    0.44 ^ _460_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.61 ^ _460_/X (sky130_fd_sc_hd__o211a_2)
                                         _034_ (net)
                  0.06    0.00    0.61 ^ _562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[5] (net)
                  0.05    0.00    0.34 ^ _393_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _393_/X (sky130_fd_sc_hd__or2_2)
                                         _147_ (net)
                  0.05    0.00    0.45 ^ _394_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _394_/X (sky130_fd_sc_hd__o211a_2)
                                         _006_ (net)
                  0.05    0.00    0.61 ^ _534_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _580_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[51] (net)
                  0.05    0.00    0.34 ^ _501_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _501_/X (sky130_fd_sc_hd__or2_2)
                                         _209_ (net)
                  0.05    0.00    0.45 ^ _502_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _502_/X (sky130_fd_sc_hd__o211a_2)
                                         _052_ (net)
                  0.06    0.00    0.61 ^ _580_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _582_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[53] (net)
                  0.05    0.00    0.34 ^ _505_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _505_/X (sky130_fd_sc_hd__or2_2)
                                         _211_ (net)
                  0.05    0.00    0.45 ^ _506_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _506_/X (sky130_fd_sc_hd__o211a_2)
                                         _054_ (net)
                  0.06    0.00    0.61 ^ _582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[1] (net)
                  0.05    0.00    0.34 ^ _385_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _385_/X (sky130_fd_sc_hd__or2_2)
                                         _143_ (net)
                  0.05    0.00    0.45 ^ _386_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _386_/X (sky130_fd_sc_hd__o211a_2)
                                         _002_ (net)
                  0.05    0.00    0.61 ^ _530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _583_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[54] (net)
                  0.05    0.00    0.34 ^ _507_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _507_/X (sky130_fd_sc_hd__or2_2)
                                         _212_ (net)
                  0.05    0.00    0.45 ^ _508_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _508_/X (sky130_fd_sc_hd__o211a_2)
                                         _055_ (net)
                  0.06    0.00    0.61 ^ _583_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[3] (net)
                  0.05    0.00    0.34 ^ _389_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _389_/X (sky130_fd_sc_hd__or2_2)
                                         _145_ (net)
                  0.05    0.00    0.45 ^ _390_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _390_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.05    0.00    0.61 ^ _532_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _557_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[28] (net)
                  0.05    0.00    0.34 ^ _447_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _447_/X (sky130_fd_sc_hd__or2_2)
                                         _178_ (net)
                  0.05    0.00    0.45 ^ _448_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _448_/X (sky130_fd_sc_hd__o211a_2)
                                         _029_ (net)
                  0.05    0.00    0.61 ^ _557_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _586_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[57] (net)
                  0.05    0.00    0.34 ^ _513_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _513_/X (sky130_fd_sc_hd__or2_2)
                                         _215_ (net)
                  0.05    0.00    0.45 ^ _514_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _514_/X (sky130_fd_sc_hd__o211a_2)
                                         _058_ (net)
                  0.06    0.00    0.61 ^ _586_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _546_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[17] (net)
                  0.05    0.00    0.34 ^ _421_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _421_/X (sky130_fd_sc_hd__or2_2)
                                         _163_ (net)
                  0.05    0.00    0.45 ^ _422_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.61 ^ _422_/X (sky130_fd_sc_hd__o211a_2)
                                         _018_ (net)
                  0.05    0.00    0.61 ^ _546_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[12] (net)
                  0.05    0.00    0.34 ^ _411_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _411_/X (sky130_fd_sc_hd__or2_2)
                                         _158_ (net)
                  0.05    0.00    0.45 ^ _412_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _412_/X (sky130_fd_sc_hd__o211a_2)
                                         _013_ (net)
                  0.06    0.00    0.61 ^ _541_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _556_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[27] (net)
                  0.05    0.00    0.34 ^ _444_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _444_/X (sky130_fd_sc_hd__or2_2)
                                         _176_ (net)
                  0.05    0.00    0.45 ^ _445_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _445_/X (sky130_fd_sc_hd__o211a_2)
                                         _028_ (net)
                  0.06    0.00    0.61 ^ _556_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[11] (net)
                  0.05    0.00    0.34 ^ _409_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _409_/X (sky130_fd_sc_hd__or2_2)
                                         _157_ (net)
                  0.05    0.00    0.45 ^ _410_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _410_/X (sky130_fd_sc_hd__o211a_2)
                                         _012_ (net)
                  0.06    0.00    0.61 ^ _540_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _552_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[23] (net)
                  0.05    0.00    0.34 ^ _436_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _436_/X (sky130_fd_sc_hd__or2_2)
                                         _172_ (net)
                  0.05    0.00    0.45 ^ _437_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.61 ^ _437_/X (sky130_fd_sc_hd__o211a_2)
                                         _024_ (net)
                  0.06    0.00    0.61 ^ _552_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[4] (net)
                  0.06    0.00    0.35 ^ _391_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _391_/X (sky130_fd_sc_hd__or2_2)
                                         _146_ (net)
                  0.05    0.00    0.46 ^ _392_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.16    0.61 ^ _392_/X (sky130_fd_sc_hd__o211a_2)
                                         _005_ (net)
                  0.05    0.00    0.62 ^ _533_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[13] (net)
                  0.06    0.00    0.35 ^ _413_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _413_/X (sky130_fd_sc_hd__or2_2)
                                         _159_ (net)
                  0.05    0.00    0.46 ^ _414_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _414_/X (sky130_fd_sc_hd__o211a_2)
                                         _014_ (net)
                  0.05    0.00    0.62 ^ _542_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _560_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[31] (net)
                  0.05    0.00    0.34 ^ _455_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.10    0.45 ^ _455_/X (sky130_fd_sc_hd__or2_2)
                                         _183_ (net)
                  0.05    0.00    0.45 ^ _456_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.61 ^ _456_/X (sky130_fd_sc_hd__o211a_2)
                                         _032_ (net)
                  0.06    0.00    0.61 ^ _560_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.33    0.33 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[10] (net)
                  0.04    0.00    0.33 ^ _406_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.44 ^ _406_/X (sky130_fd_sc_hd__or2_2)
                                         _155_ (net)
                  0.06    0.00    0.44 ^ _407_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.61 ^ _407_/X (sky130_fd_sc_hd__o211a_2)
                                         _011_ (net)
                  0.06    0.00    0.61 ^ _539_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _592_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[63] (net)
                  0.05    0.00    0.34 ^ _525_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _525_/X (sky130_fd_sc_hd__or2_2)
                                         _221_ (net)
                  0.05    0.00    0.46 ^ _526_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _526_/X (sky130_fd_sc_hd__o211a_2)
                                         _064_ (net)
                  0.05    0.00    0.62 ^ _592_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _555_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[26] (net)
                  0.04    0.00    0.34 ^ _442_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _442_/X (sky130_fd_sc_hd__or2_2)
                                         _175_ (net)
                  0.06    0.00    0.45 ^ _443_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.61 ^ _443_/X (sky130_fd_sc_hd__o211a_2)
                                         _027_ (net)
                  0.06    0.00    0.62 ^ _555_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _594_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[0] (net)
                  0.05    0.00    0.34 ^ _528_/A (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _528_/X (sky130_fd_sc_hd__or2_2)
                                         _222_ (net)
                  0.05    0.00    0.46 ^ _529_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _529_/X (sky130_fd_sc_hd__o211a_2)
                                         _066_ (net)
                  0.05    0.00    0.62 ^ _594_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[14] (net)
                  0.06    0.00    0.35 ^ _415_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _415_/X (sky130_fd_sc_hd__or2_2)
                                         _160_ (net)
                  0.05    0.00    0.46 ^ _416_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _416_/X (sky130_fd_sc_hd__o211a_2)
                                         _015_ (net)
                  0.05    0.00    0.62 ^ _543_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _587_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[58] (net)
                  0.05    0.00    0.34 ^ _515_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _515_/X (sky130_fd_sc_hd__or2_2)
                                         _216_ (net)
                  0.05    0.00    0.45 ^ _516_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.62 ^ _516_/X (sky130_fd_sc_hd__o211a_2)
                                         _059_ (net)
                  0.06    0.00    0.62 ^ _587_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _581_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[52] (net)
                  0.05    0.00    0.34 ^ _503_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.46 ^ _503_/X (sky130_fd_sc_hd__or2_2)
                                         _210_ (net)
                  0.06    0.00    0.46 ^ _504_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _504_/X (sky130_fd_sc_hd__o211a_2)
                                         _053_ (net)
                  0.05    0.00    0.62 ^ _581_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _585_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[56] (net)
                  0.05    0.00    0.34 ^ _511_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.46 ^ _511_/X (sky130_fd_sc_hd__or2_2)
                                         _214_ (net)
                  0.06    0.00    0.46 ^ _512_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _512_/X (sky130_fd_sc_hd__o211a_2)
                                         _057_ (net)
                  0.05    0.00    0.62 ^ _585_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[9] (net)
                  0.04    0.00    0.34 ^ _403_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _403_/X (sky130_fd_sc_hd__or2_2)
                                         _153_ (net)
                  0.06    0.00    0.45 ^ _404_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _404_/X (sky130_fd_sc_hd__o211a_2)
                                         _010_ (net)
                  0.06    0.00    0.62 ^ _538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _549_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[20] (net)
                  0.05    0.00    0.34 ^ _429_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _429_/X (sky130_fd_sc_hd__or2_2)
                                         _168_ (net)
                  0.05    0.00    0.45 ^ _430_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _430_/X (sky130_fd_sc_hd__o211a_2)
                                         _021_ (net)
                  0.06    0.00    0.62 ^ _549_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _577_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[48] (net)
                  0.04    0.00    0.34 ^ _493_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _493_/X (sky130_fd_sc_hd__or2_2)
                                         _204_ (net)
                  0.06    0.00    0.45 ^ _494_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _494_/X (sky130_fd_sc_hd__o211a_2)
                                         _049_ (net)
                  0.06    0.00    0.62 ^ _577_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[15] (net)
                  0.06    0.00    0.35 ^ _417_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _417_/X (sky130_fd_sc_hd__or2_2)
                                         _161_ (net)
                  0.05    0.00    0.46 ^ _418_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _418_/X (sky130_fd_sc_hd__o211a_2)
                                         _016_ (net)
                  0.05    0.00    0.62 ^ _544_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _547_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[18] (net)
                  0.05    0.00    0.34 ^ _424_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _424_/X (sky130_fd_sc_hd__or2_2)
                                         _165_ (net)
                  0.05    0.00    0.45 ^ _425_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _425_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.06    0.00    0.62 ^ _547_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[8] (net)
                  0.05    0.00    0.34 ^ _401_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _401_/X (sky130_fd_sc_hd__or2_2)
                                         _152_ (net)
                  0.05    0.00    0.45 ^ _402_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _402_/X (sky130_fd_sc_hd__o211a_2)
                                         _009_ (net)
                  0.06    0.00    0.62 ^ _537_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[7] (net)
                  0.05    0.00    0.34 ^ _397_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _397_/X (sky130_fd_sc_hd__or2_2)
                                         _149_ (net)
                  0.05    0.00    0.45 ^ _398_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _398_/X (sky130_fd_sc_hd__o211a_2)
                                         _008_ (net)
                  0.06    0.00    0.62 ^ _536_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[6] (net)
                  0.05    0.00    0.34 ^ _395_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _395_/X (sky130_fd_sc_hd__or2_2)
                                         _148_ (net)
                  0.05    0.00    0.45 ^ _396_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _396_/X (sky130_fd_sc_hd__o211a_2)
                                         _007_ (net)
                  0.06    0.00    0.62 ^ _535_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _571_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[42] (net)
                  0.04    0.00    0.34 ^ _480_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _480_/X (sky130_fd_sc_hd__or2_2)
                                         _197_ (net)
                  0.06    0.00    0.45 ^ _481_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _481_/X (sky130_fd_sc_hd__o211a_2)
                                         _043_ (net)
                  0.06    0.00    0.62 ^ _571_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _575_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[46] (net)
                  0.04    0.00    0.34 ^ _488_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _488_/X (sky130_fd_sc_hd__or2_2)
                                         _201_ (net)
                  0.06    0.00    0.45 ^ _489_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _489_/X (sky130_fd_sc_hd__o211a_2)
                                         _047_ (net)
                  0.06    0.00    0.62 ^ _575_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _550_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[21] (net)
                  0.05    0.00    0.34 ^ _432_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _432_/X (sky130_fd_sc_hd__or2_2)
                                         _170_ (net)
                  0.05    0.00    0.45 ^ _433_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _433_/X (sky130_fd_sc_hd__o211a_2)
                                         _022_ (net)
                  0.06    0.00    0.62 ^ _550_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[16] (net)
                  0.04    0.00    0.34 ^ _419_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _419_/X (sky130_fd_sc_hd__or2_2)
                                         _162_ (net)
                  0.06    0.00    0.45 ^ _420_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _420_/X (sky130_fd_sc_hd__o211a_2)
                                         _017_ (net)
                  0.06    0.00    0.62 ^ _545_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _553_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[24] (net)
                  0.05    0.00    0.34 ^ _438_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _438_/X (sky130_fd_sc_hd__or2_2)
                                         _173_ (net)
                  0.05    0.00    0.45 ^ _439_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _439_/X (sky130_fd_sc_hd__o211a_2)
                                         _025_ (net)
                  0.06    0.00    0.62 ^ _553_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _554_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[25] (net)
                  0.05    0.00    0.34 ^ _440_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.45 ^ _440_/X (sky130_fd_sc_hd__or2_2)
                                         _174_ (net)
                  0.05    0.00    0.45 ^ _441_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _441_/X (sky130_fd_sc_hd__o211a_2)
                                         _026_ (net)
                  0.06    0.00    0.62 ^ _554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 ^ _591_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[62] (net)
                  0.04    0.00    0.34 ^ _523_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _523_/X (sky130_fd_sc_hd__or2_2)
                                         _220_ (net)
                  0.06    0.00    0.45 ^ _524_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.62 ^ _524_/X (sky130_fd_sc_hd__o211a_2)
                                         _063_ (net)
                  0.06    0.00    0.62 ^ _591_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[2] (net)
                  0.06    0.00    0.35 ^ _387_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _387_/X (sky130_fd_sc_hd__or2_2)
                                         _144_ (net)
                  0.05    0.00    0.46 ^ _388_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.62 ^ _388_/X (sky130_fd_sc_hd__o211a_2)
                                         _003_ (net)
                  0.05    0.00    0.62 ^ _531_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.33    0.33 ^ _568_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[39] (net)
                  0.04    0.00    0.33 ^ _472_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _472_/X (sky130_fd_sc_hd__or2_2)
                                         _192_ (net)
                  0.06    0.00    0.45 ^ _473_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.07    0.17    0.62 ^ _473_/X (sky130_fd_sc_hd__o211a_2)
                                         _040_ (net)
                  0.07    0.00    0.62 ^ _568_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _551_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[22] (net)
                  0.06    0.00    0.35 ^ _434_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.12    0.47 ^ _434_/X (sky130_fd_sc_hd__or2_2)
                                         _171_ (net)
                  0.06    0.00    0.47 ^ _435_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.63 ^ _435_/X (sky130_fd_sc_hd__o211a_2)
                                         _023_ (net)
                  0.05    0.00    0.63 ^ _551_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.34    0.34 ^ _548_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[19] (net)
                  0.05    0.00    0.34 ^ _426_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.05    0.11    0.46 ^ _426_/X (sky130_fd_sc_hd__or2_2)
                                         _166_ (net)
                  0.05    0.00    0.46 ^ _427_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.17    0.63 ^ _427_/X (sky130_fd_sc_hd__o211a_2)
                                         _020_ (net)
                  0.06    0.00    0.63 ^ _548_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _569_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[40] (net)
                  0.06    0.00    0.35 ^ _475_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.12    0.47 ^ _475_/X (sky130_fd_sc_hd__or2_2)
                                         _194_ (net)
                  0.06    0.00    0.47 ^ _476_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.16    0.63 ^ _476_/X (sky130_fd_sc_hd__o211a_2)
                                         _041_ (net)
                  0.05    0.00    0.63 ^ _569_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.35    0.35 ^ _579_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[50] (net)
                  0.06    0.00    0.35 ^ _498_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.12    0.47 ^ _498_/X (sky130_fd_sc_hd__or2_2)
                                         _207_ (net)
                  0.06    0.00    0.47 ^ _499_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.16    0.63 ^ _499_/X (sky130_fd_sc_hd__o211a_2)
                                         _051_ (net)
                  0.06    0.00    0.63 ^ _579_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.33    0.33 ^ _558_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[29] (net)
                  0.04    0.00    0.33 ^ _449_/B (sky130_fd_sc_hd__or2_2)
     1    0.01    0.06    0.11    0.45 ^ _449_/X (sky130_fd_sc_hd__or2_2)
                                         _179_ (net)
                  0.06    0.00    0.45 ^ _450_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.07    0.18    0.63 ^ _450_/X (sky130_fd_sc_hd__o211a_2)
                                         _030_ (net)
                  0.07    0.00    0.63 ^ _558_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: write_allow[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.04    0.03    2.03 v write_allow[5] (in)
                                         write_allow[5] (net)
                  0.06    0.00    2.03 v submodule.sram1/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: datain[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.05    0.03    2.03 v datain[0] (in)
                                         datain[0] (net)
                  0.06    0.00    2.03 v submodule.sram0/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: write_allow[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.05    0.03    2.03 v write_allow[6] (in)
                                         write_allow[6] (net)
                  0.07    0.00    2.03 v submodule.sram1/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: datain[33] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.05    0.03    2.03 v datain[33] (in)
                                         datain[33] (net)
                  0.07    0.00    2.03 v submodule.sram1/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: datain[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.05    0.04    2.04 v datain[7] (in)
                                         datain[7] (net)
                  0.07    0.00    2.04 v submodule.sram0/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: datain[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.02    0.06    0.04    2.04 v datain[1] (in)
                                         datain[1] (net)
                  0.07    0.00    2.04 v submodule.sram0/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: datain[13] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[13] (in)
                                         datain[13] (net)
                  0.08    0.00    2.04 v submodule.sram0/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[3] (in)
                                         datain[3] (net)
                  0.08    0.00    2.04 v submodule.sram0/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[15] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[15] (in)
                                         datain[15] (net)
                  0.08    0.00    2.04 v submodule.sram0/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[34] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[34] (in)
                                         datain[34] (net)
                  0.08    0.00    2.04 v submodule.sram1/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[17] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[17] (in)
                                         datain[17] (net)
                  0.08    0.00    2.04 v submodule.sram0/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[46] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[46] (in)
                                         datain[46] (net)
                  0.08    0.00    2.04 v submodule.sram1/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[18] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.06    0.04    2.04 v datain[18] (in)
                                         datain[18] (net)
                  0.09    0.00    2.04 v submodule.sram0/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[4] (in)
                                         datain[4] (net)
                  0.09    0.00    2.05 v submodule.sram0/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[39] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[39] (in)
                                         datain[39] (net)
                  0.09    0.00    2.05 v submodule.sram1/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[19] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[19] (in)
                                         datain[19] (net)
                  0.09    0.00    2.05 v submodule.sram0/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[12] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[12] (in)
                                         datain[12] (net)
                  0.09    0.00    2.05 v submodule.sram0/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[5] (in)
                                         datain[5] (net)
                  0.09    0.00    2.05 v submodule.sram0/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[43] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[43] (in)
                                         datain[43] (net)
                  0.09    0.00    2.05 v submodule.sram1/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[21] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[21] (in)
                                         datain[21] (net)
                  0.09    0.00    2.05 v submodule.sram0/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: write_allow[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v write_allow[1] (in)
                                         write_allow[1] (net)
                  0.09    0.00    2.05 v submodule.sram0/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: datain[9] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[9] (in)
                                         datain[9] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: write_allow[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v write_allow[0] (in)
                                         write_allow[0] (net)
                  0.10    0.00    2.05 v submodule.sram0/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[56] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[56] (in)
                                         datain[56] (net)
                  0.10    0.00    2.05 v submodule.sram1/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[24] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[24] (in)
                                         datain[24] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[48] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[48] (in)
                                         datain[48] (net)
                  0.10    0.00    2.05 v submodule.sram1/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[6] (in)
                                         datain[6] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[14] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.07    0.05    2.05 v datain[14] (in)
                                         datain[14] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[26] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.05    2.05 v datain[26] (in)
                                         datain[26] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[52] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.05    2.05 v datain[52] (in)
                                         datain[52] (net)
                  0.10    0.00    2.05 v submodule.sram1/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[8] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.05    2.05 v datain[8] (in)
                                         datain[8] (net)
                  0.10    0.00    2.05 v submodule.sram0/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[23] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.06    2.06 v datain[23] (in)
                                         datain[23] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[28] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.06    2.06 v datain[28] (in)
                                         datain[28] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.03    0.08    0.06    2.06 v datain[2] (in)
                                         datain[2] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[29] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v datain[29] (in)
                                         datain[29] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: write_allow[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v write_allow[2] (in)
                                         write_allow[2] (net)
                  0.11    0.00    2.06 v submodule.sram0/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: write_allow[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v write_allow[3] (in)
                                         write_allow[3] (net)
                  0.11    0.00    2.06 v submodule.sram0/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: datain[27] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v datain[27] (in)
                                         datain[27] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[59] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v datain[59] (in)
                                         datain[59] (net)
                  0.11    0.00    2.06 v submodule.sram1/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[31] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v datain[31] (in)
                                         datain[31] (net)
                  0.11    0.00    2.06 v submodule.sram0/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[38] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.08    0.06    2.06 v datain[38] (in)
                                         datain[38] (net)
                  0.11    0.00    2.06 v submodule.sram1/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[11] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.06    2.06 v datain[11] (in)
                                         datain[11] (net)
                  0.12    0.00    2.06 v submodule.sram0/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[36] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.06    2.06 v datain[36] (in)
                                         datain[36] (net)
                  0.12    0.00    2.06 v submodule.sram1/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[30] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.06    2.06 v datain[30] (in)
                                         datain[30] (net)
                  0.12    0.00    2.06 v submodule.sram0/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[41] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.06    2.06 v datain[41] (in)
                                         datain[41] (net)
                  0.12    0.00    2.06 v submodule.sram1/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[47] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.06    2.06 v datain[47] (in)
                                         datain[47] (net)
                  0.12    0.00    2.06 v submodule.sram1/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.06    2.06 v addr[2] (in)
                                         addr[2] (net)
                  0.13    0.00    2.06 v submodule.sram1/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.06    2.06 v addr[1] (in)
                                         addr[1] (net)
                  0.13    0.00    2.06 v submodule.sram1/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[5] (in)
                                         addr[5] (net)
                  0.13    0.00    2.07 v submodule.sram1/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[6] (in)
                                         addr[6] (net)
                  0.13    0.00    2.07 v submodule.sram1/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[7] (in)
                                         addr[7] (net)
                  0.13    0.00    2.07 v submodule.sram1/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[45] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.07    2.07 v datain[45] (in)
                                         datain[45] (net)
                  0.12    0.00    2.07 v submodule.sram1/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[4] (in)
                                         addr[4] (net)
                  0.13    0.00    2.07 v submodule.sram1/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[3] (in)
                                         addr[3] (net)
                  0.13    0.00    2.07 v submodule.sram1/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[16] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.07    2.07 v datain[16] (in)
                                         datain[16] (net)
                  0.12    0.00    2.07 v submodule.sram0/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[3] (in)
                                         addr[3] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[4] (in)
                                         addr[4] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[6] (in)
                                         addr[6] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[5] (in)
                                         addr[5] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[1] (in)
                                         addr[1] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[49] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.09    0.07    2.07 v datain[49] (in)
                                         datain[49] (net)
                  0.13    0.00    2.07 v submodule.sram1/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[2] (in)
                                         addr[2] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.87   slack (MET)


Startpoint: datain[10] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.10    0.07    2.07 v datain[10] (in)
                                         datain[10] (net)
                  0.13    0.00    2.07 v submodule.sram0/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.04    0.10    0.07    2.07 v addr[7] (in)
                                         addr[7] (net)
                  0.13    0.00    2.07 v submodule.sram0/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[61] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.10    0.07    2.07 v datain[61] (in)
                                         datain[61] (net)
                  0.14    0.00    2.07 v submodule.sram1/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[32] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.10    0.07    2.07 v datain[32] (in)
                                         datain[32] (net)
                  0.14    0.00    2.07 v submodule.sram1/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[25] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.10    0.07    2.07 v datain[25] (in)
                                         datain[25] (net)
                  0.14    0.00    2.07 v submodule.sram0/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[35] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.10    0.08    2.08 v datain[35] (in)
                                         datain[35] (net)
                  0.14    0.00    2.08 v submodule.sram1/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: write_allow[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v write_allow[7] (in)
                                         write_allow[7] (net)
                  0.14    0.00    2.08 v submodule.sram1/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[63] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[63] (in)
                                         datain[63] (net)
                  0.14    0.00    2.08 v submodule.sram1/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[37] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[37] (in)
                                         datain[37] (net)
                  0.15    0.00    2.08 v submodule.sram1/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)


Startpoint: datain[22] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[22] (in)
                                         datain[22] (net)
                  0.15    0.00    2.08 v submodule.sram0/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: datain[20] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[20] (in)
                                         datain[20] (net)
                  0.15    0.00    2.08 v submodule.sram0/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: datain[40] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[40] (in)
                                         datain[40] (net)
                  0.15    0.00    2.08 v submodule.sram1/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: datain[42] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.11    0.08    2.08 v datain[42] (in)
                                         datain[42] (net)
                  0.16    0.00    2.08 v submodule.sram1/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: datain[44] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.12    0.09    2.09 v datain[44] (in)
                                         datain[44] (net)
                  0.16    0.00    2.09 v submodule.sram1/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: datain[58] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.12    0.09    2.09 v datain[58] (in)
                                         datain[58] (net)
                  0.17    0.00    2.09 v submodule.sram1/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: datain[53] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.05    0.12    0.09    2.09 v datain[53] (in)
                                         datain[53] (net)
                  0.17    0.00    2.09 v submodule.sram1/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: datain[50] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.13    0.09    2.09 v datain[50] (in)
                                         datain[50] (net)
                  0.17    0.00    2.09 v submodule.sram1/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: write_allow[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.13    0.09    2.09 v write_allow[4] (in)
                                         write_allow[4] (net)
                  0.17    0.00    2.09 v submodule.sram1/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: datain[51] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.13    0.10    2.10 v datain[51] (in)
                                         datain[51] (net)
                  0.18    0.00    2.10 v submodule.sram1/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: datain[54] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.13    0.10    2.10 v datain[54] (in)
                                         datain[54] (net)
                  0.18    0.00    2.10 v submodule.sram1/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: datain[55] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.13    0.10    2.10 v datain[55] (in)
                                         datain[55] (net)
                  0.19    0.00    2.10 v submodule.sram1/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: datain[57] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.14    0.10    2.10 v datain[57] (in)
                                         datain[57] (net)
                  0.19    0.00    2.10 v submodule.sram1/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.07    0.15    0.11    2.11 v addr[0] (in)
                                         addr[0] (net)
                  0.20    0.00    2.11 v submodule.sram0/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: datain[60] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.14    0.11    2.11 v datain[60] (in)
                                         datain[60] (net)
                  0.20    0.00    2.11 v submodule.sram1/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: datain[62] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.06    0.14    0.11    2.11 v datain[62] (in)
                                         datain[62] (net)
                  0.20    0.00    2.11 v submodule.sram1/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.91   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.07    0.15    0.11    2.11 v addr[0] (in)
                                         addr[0] (net)
                  0.21    0.00    2.11 v submodule.sram1/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  1.92   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.01    0.05    0.03    2.03 ^ we (in)
                                         we (net)
                  0.05    0.00    2.03 ^ _243_/A (sky130_fd_sc_hd__inv_2)
     2    0.05    0.12    0.10    2.14 v _243_/Y (sky130_fd_sc_hd__inv_2)
                                         _001_ (net)
                  0.16    0.01    2.14 v submodule.sram0/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.01    0.05    0.03    2.03 ^ we (in)
                                         we (net)
                  0.05    0.00    2.03 ^ _243_/A (sky130_fd_sc_hd__inv_2)
     2    0.05    0.12    0.10    2.14 v _243_/Y (sky130_fd_sc_hd__inv_2)
                                         _001_ (net)
                  0.17    0.01    2.15 v submodule.sram1/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.02    0.09    0.06    2.06 ^ cs (in)
                                         cs (net)
                  0.09    0.00    2.06 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.04    0.06    2.11 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.04    0.00    2.11 v _245_/A (sky130_fd_sc_hd__buf_1)
    11    0.07    0.42    0.36    2.47 v _245_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.56    0.00    2.47 v submodule.sram1/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.47   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.02    0.09    0.06    2.06 ^ cs (in)
                                         cs (net)
                  0.09    0.00    2.06 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.04    0.06    2.11 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.04    0.00    2.11 v _245_/A (sky130_fd_sc_hd__buf_1)
    11    0.07    0.42    0.36    2.47 v _245_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.56    0.01    2.48 v submodule.sram0/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.02    0.09    0.06    2.06 ^ cs (in)
                                         cs (net)
                  0.09    0.00    2.06 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.04    0.06    2.11 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.04    0.00    2.11 v _245_/A (sky130_fd_sc_hd__buf_1)
    11    0.07    0.42    0.36    2.47 v _245_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.42    0.00    2.48 v _527_/A (sky130_fd_sc_hd__nand2_2)
     1    0.01    0.08    0.17    2.64 ^ _527_/Y (sky130_fd_sc_hd__nand2_2)
                                         _065_ (net)
                  0.08    0.00    2.64 ^ _593_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _593_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _544_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[15] (net)
                  0.04    0.00    0.34 v _279_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.59 v _279_/X (sky130_fd_sc_hd__mux2_2)
                                         _086_ (net)
                  0.05    0.00    0.59 v _280_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.23    0.82 v _280_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[15] (net)
                  0.23    0.00    0.82 v dataout[15] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  2.57   slack (MET)


Startpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[34] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _563_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[34] (net)
                  0.03    0.00    0.34 v _319_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.25    0.59 v _319_/X (sky130_fd_sc_hd__mux2_2)
                                         _107_ (net)
                  0.05    0.00    0.59 v _320_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.23    0.82 v _320_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[34] (net)
                  0.23    0.00    0.82 v dataout[34] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  2.57   slack (MET)


Startpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[38] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _567_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[38] (net)
                  0.03    0.00    0.33 v _327_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _327_/X (sky130_fd_sc_hd__mux2_2)
                                         _111_ (net)
                  0.06    0.00    0.59 v _328_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.23    0.82 v _328_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[38] (net)
                  0.23    0.00    0.82 v dataout[38] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  2.57   slack (MET)


Startpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _561_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[32] (net)
                  0.03    0.00    0.33 v _315_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _315_/X (sky130_fd_sc_hd__mux2_2)
                                         _105_ (net)
                  0.06    0.00    0.59 v _316_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.23    0.82 v _316_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[32] (net)
                  0.23    0.00    0.82 v dataout[32] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  2.57   slack (MET)


Startpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[63] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _592_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[63] (net)
                  0.03    0.00    0.34 v _379_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.58 v _379_/X (sky130_fd_sc_hd__mux2_2)
                                         _138_ (net)
                  0.05    0.00    0.58 v _380_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.82 v _380_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[63] (net)
                  0.24    0.00    0.83 v dataout[63] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _542_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[13] (net)
                  0.04    0.00    0.34 v _275_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _275_/X (sky130_fd_sc_hd__mux2_2)
                                         _084_ (net)
                  0.06    0.00    0.59 v _276_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.23    0.82 v _276_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[13] (net)
                  0.23    0.00    0.83 v dataout[13] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _557_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[28] (net)
                  0.03    0.00    0.33 v _306_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _306_/X (sky130_fd_sc_hd__mux2_2)
                                         _100_ (net)
                  0.06    0.00    0.59 v _307_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.22    0.23    0.82 v _307_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[28] (net)
                  0.22    0.00    0.83 v dataout[28] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _554_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[25] (net)
                  0.03    0.00    0.34 v _300_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.25    0.59 v _300_/X (sky130_fd_sc_hd__mux2_2)
                                         _097_ (net)
                  0.05    0.00    0.59 v _301_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.82 v _301_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[25] (net)
                  0.24    0.00    0.83 v dataout[25] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.03    0.33    0.33 v _539_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[10] (net)
                  0.03    0.00    0.33 v _269_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _269_/X (sky130_fd_sc_hd__mux2_2)
                                         _081_ (net)
                  0.06    0.00    0.59 v _270_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _270_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[10] (net)
                  0.23    0.00    0.83 v dataout[10] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _548_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[19] (net)
                  0.03    0.00    0.34 v _287_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _287_/X (sky130_fd_sc_hd__mux2_2)
                                         _090_ (net)
                  0.06    0.00    0.59 v _288_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _288_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[19] (net)
                  0.23    0.00    0.83 v dataout[19] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[44] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _573_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[44] (net)
                  0.03    0.00    0.34 v _340_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _340_/X (sky130_fd_sc_hd__mux2_2)
                                         _118_ (net)
                  0.06    0.00    0.59 v _341_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _341_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[44] (net)
                  0.23    0.00    0.83 v dataout[44] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _541_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[12] (net)
                  0.03    0.00    0.33 v _273_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _273_/X (sky130_fd_sc_hd__mux2_2)
                                         _083_ (net)
                  0.06    0.00    0.59 v _274_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _274_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[12] (net)
                  0.23    0.00    0.83 v dataout[12] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _556_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[27] (net)
                  0.03    0.00    0.33 v _304_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _304_/X (sky130_fd_sc_hd__mux2_2)
                                         _099_ (net)
                  0.06    0.00    0.59 v _305_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _305_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[27] (net)
                  0.23    0.00    0.83 v dataout[27] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _552_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[23] (net)
                  0.03    0.00    0.33 v _296_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _296_/X (sky130_fd_sc_hd__mux2_2)
                                         _095_ (net)
                  0.06    0.00    0.59 v _297_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _297_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[23] (net)
                  0.23    0.00    0.83 v dataout[23] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _545_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[16] (net)
                  0.03    0.00    0.33 v _281_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _281_/X (sky130_fd_sc_hd__mux2_2)
                                         _087_ (net)
                  0.06    0.00    0.59 v _282_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _282_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[16] (net)
                  0.23    0.00    0.83 v dataout[16] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[36] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _565_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[36] (net)
                  0.03    0.00    0.33 v _323_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.27    0.60 v _323_/X (sky130_fd_sc_hd__mux2_2)
                                         _109_ (net)
                  0.07    0.00    0.60 v _324_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.21    0.23    0.83 v _324_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[36] (net)
                  0.21    0.00    0.83 v dataout[36] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[58] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _587_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[58] (net)
                  0.03    0.00    0.34 v _369_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _369_/X (sky130_fd_sc_hd__mux2_2)
                                         _133_ (net)
                  0.06    0.00    0.60 v _370_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.83 v _370_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[58] (net)
                  0.23    0.00    0.83 v dataout[58] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[56] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _585_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[56] (net)
                  0.03    0.00    0.33 v _365_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _365_/X (sky130_fd_sc_hd__mux2_2)
                                         _131_ (net)
                  0.06    0.00    0.59 v _366_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _366_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[56] (net)
                  0.24    0.00    0.84 v dataout[56] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[49] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _578_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[49] (net)
                  0.03    0.00    0.34 v _350_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _350_/X (sky130_fd_sc_hd__mux2_2)
                                         _123_ (net)
                  0.06    0.00    0.60 v _351_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _351_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[49] (net)
                  0.24    0.00    0.84 v dataout[49] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.03    0.33    0.33 v _558_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[29] (net)
                  0.03    0.00    0.33 v _308_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.25    0.58 v _308_/X (sky130_fd_sc_hd__mux2_2)
                                         _101_ (net)
                  0.05    0.00    0.58 v _309_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.27    0.26    0.83 v _309_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[29] (net)
                  0.27    0.01    0.84 v dataout[29] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[52] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _581_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[52] (net)
                  0.03    0.00    0.33 v _357_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _357_/X (sky130_fd_sc_hd__mux2_2)
                                         _127_ (net)
                  0.06    0.00    0.60 v _358_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _358_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[52] (net)
                  0.24    0.00    0.84 v dataout[52] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[45] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _574_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[45] (net)
                  0.03    0.00    0.34 v _342_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _342_/X (sky130_fd_sc_hd__mux2_2)
                                         _119_ (net)
                  0.06    0.00    0.60 v _343_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _343_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[45] (net)
                  0.24    0.00    0.84 v dataout[45] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[41] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _570_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[41] (net)
                  0.03    0.00    0.34 v _334_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _334_/X (sky130_fd_sc_hd__mux2_2)
                                         _115_ (net)
                  0.06    0.00    0.60 v _335_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _335_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[41] (net)
                  0.24    0.00    0.84 v dataout[41] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _534_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[5] (net)
                  0.03    0.00    0.33 v _258_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _258_/X (sky130_fd_sc_hd__mux2_2)
                                         _075_ (net)
                  0.06    0.00    0.60 v _259_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.84 v _259_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[5] (net)
                  0.24    0.00    0.84 v dataout[5] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _538_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[9] (net)
                  0.03    0.00    0.33 v _266_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _266_/X (sky130_fd_sc_hd__mux2_2)
                                         _079_ (net)
                  0.06    0.00    0.59 v _267_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.25    0.84 v _267_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[9] (net)
                  0.24    0.00    0.84 v dataout[9] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[50] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _579_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[50] (net)
                  0.04    0.00    0.34 v _353_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.27    0.61 v _353_/X (sky130_fd_sc_hd__mux2_2)
                                         _125_ (net)
                  0.07    0.00    0.61 v _354_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.22    0.23    0.84 v _354_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[50] (net)
                  0.22    0.00    0.85 v dataout[50] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _555_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[26] (net)
                  0.03    0.00    0.33 v _302_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _302_/X (sky130_fd_sc_hd__mux2_2)
                                         _098_ (net)
                  0.07    0.00    0.61 v _303_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _303_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[26] (net)
                  0.23    0.00    0.85 v dataout[26] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _540_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[11] (net)
                  0.03    0.00    0.33 v _271_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _271_/X (sky130_fd_sc_hd__mux2_2)
                                         _082_ (net)
                  0.07    0.00    0.61 v _272_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _272_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[11] (net)
                  0.23    0.00    0.85 v dataout[11] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _531_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[2] (net)
                  0.04    0.00    0.34 v _252_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.27    0.61 v _252_/X (sky130_fd_sc_hd__mux2_2)
                                         _072_ (net)
                  0.07    0.00    0.61 v _253_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _253_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[2] (net)
                  0.23    0.00    0.85 v dataout[2] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _546_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[17] (net)
                  0.03    0.00    0.34 v _283_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.27    0.61 v _283_/X (sky130_fd_sc_hd__mux2_2)
                                         _088_ (net)
                  0.07    0.00    0.61 v _284_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _284_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[17] (net)
                  0.23    0.00    0.85 v dataout[17] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _547_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[18] (net)
                  0.03    0.00    0.33 v _285_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _285_/X (sky130_fd_sc_hd__mux2_2)
                                         _089_ (net)
                  0.07    0.00    0.61 v _286_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _286_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[18] (net)
                  0.23    0.00    0.85 v dataout[18] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _550_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[21] (net)
                  0.03    0.00    0.33 v _292_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.27    0.61 v _292_/X (sky130_fd_sc_hd__mux2_2)
                                         _093_ (net)
                  0.07    0.00    0.61 v _293_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _293_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[21] (net)
                  0.23    0.00    0.85 v dataout[21] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _549_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[20] (net)
                  0.03    0.00    0.33 v _290_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _290_/X (sky130_fd_sc_hd__mux2_2)
                                         _092_ (net)
                  0.07    0.00    0.61 v _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.85 v _291_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[20] (net)
                  0.23    0.00    0.85 v dataout[20] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _553_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[24] (net)
                  0.03    0.00    0.34 v _298_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _298_/X (sky130_fd_sc_hd__mux2_2)
                                         _096_ (net)
                  0.07    0.00    0.61 v _299_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.24    0.24    0.86 v _299_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[24] (net)
                  0.24    0.00    0.86 v dataout[24] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _559_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[30] (net)
                  0.03    0.00    0.33 v _311_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.08    0.28    0.61 v _311_/X (sky130_fd_sc_hd__mux2_2)
                                         _103_ (net)
                  0.08    0.00    0.61 v _312_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.86 v _312_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[30] (net)
                  0.23    0.00    0.86 v dataout[30] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _551_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[22] (net)
                  0.04    0.00    0.34 v _294_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.62 v _294_/X (sky130_fd_sc_hd__mux2_2)
                                         _094_ (net)
                  0.07    0.00    0.62 v _295_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.86 v _295_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[22] (net)
                  0.23    0.00    0.86 v dataout[22] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _594_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[0] (net)
                  0.03    0.00    0.34 v _248_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.28    0.62 v _248_/X (sky130_fd_sc_hd__mux2_2)
                                         _070_ (net)
                  0.08    0.00    0.62 v _249_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.86 v _249_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[0] (net)
                  0.23    0.00    0.86 v dataout[0] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _530_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[1] (net)
                  0.03    0.00    0.33 v _250_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.08    0.29    0.62 v _250_/X (sky130_fd_sc_hd__mux2_2)
                                         _071_ (net)
                  0.08    0.00    0.62 v _251_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.86 v _251_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[1] (net)
                  0.23    0.00    0.87 v dataout[1] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _560_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[31] (net)
                  0.03    0.00    0.33 v _313_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.28    0.61 v _313_/X (sky130_fd_sc_hd__mux2_2)
                                         _104_ (net)
                  0.07    0.00    0.61 v _314_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.25    0.25    0.86 v _314_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[31] (net)
                  0.25    0.00    0.87 v dataout[31] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _532_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[3] (net)
                  0.03    0.00    0.33 v _254_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.08    0.29    0.62 v _254_/X (sky130_fd_sc_hd__mux2_2)
                                         _073_ (net)
                  0.08    0.00    0.62 v _255_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.87 v _255_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[3] (net)
                  0.23    0.00    0.87 v dataout[3] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _537_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[8] (net)
                  0.03    0.00    0.33 v _264_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.08    0.29    0.62 v _264_/X (sky130_fd_sc_hd__mux2_2)
                                         _078_ (net)
                  0.08    0.00    0.62 v _265_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.24    0.87 v _265_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[8] (net)
                  0.23    0.00    0.87 v dataout[8] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[55] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _584_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[55] (net)
                  0.03    0.00    0.33 v _363_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.29    0.62 v _363_/X (sky130_fd_sc_hd__mux2_2)
                                         _130_ (net)
                  0.09    0.00    0.63 v _364_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.87 v _364_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[55] (net)
                  0.23    0.00    0.87 v dataout[55] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _535_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[6] (net)
                  0.03    0.00    0.33 v _260_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.29    0.63 v _260_/X (sky130_fd_sc_hd__mux2_2)
                                         _076_ (net)
                  0.09    0.00    0.63 v _261_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.87 v _261_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[6] (net)
                  0.23    0.00    0.87 v dataout[6] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _536_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[7] (net)
                  0.03    0.00    0.33 v _262_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.29    0.63 v _262_/X (sky130_fd_sc_hd__mux2_2)
                                         _077_ (net)
                  0.09    0.00    0.63 v _263_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.87 v _263_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[7] (net)
                  0.23    0.00    0.88 v dataout[7] (out)
                                  0.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _533_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[4] (net)
                  0.03    0.00    0.34 v _256_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.29    0.63 v _256_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.09    0.00    0.63 v _257_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.88 v _257_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[4] (net)
                  0.23    0.00    0.88 v dataout[4] (out)
                                  0.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.34    0.34 v _543_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[14] (net)
                  0.04    0.00    0.34 v _277_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.30    0.63 v _277_/X (sky130_fd_sc_hd__mux2_2)
                                         _085_ (net)
                  0.09    0.00    0.63 v _278_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.88 v _278_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[14] (net)
                  0.23    0.00    0.88 v dataout[14] (out)
                                  0.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)


Startpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[59] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _588_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[59] (net)
                  0.03    0.00    0.33 v _371_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _371_/X (sky130_fd_sc_hd__mux2_2)
                                         _134_ (net)
                  0.06    0.00    0.59 v _372_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.31    0.28    0.87 v _372_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[59] (net)
                  0.31    0.01    0.88 v dataout[59] (out)
                                  0.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)


Startpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[35] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _564_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[35] (net)
                  0.03    0.00    0.33 v _321_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.09    0.30    0.63 v _321_/X (sky130_fd_sc_hd__mux2_2)
                                         _108_ (net)
                  0.09    0.00    0.64 v _322_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.25    0.89 v _322_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[35] (net)
                  0.23    0.00    0.89 v dataout[35] (out)
                                  0.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)


Startpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[37] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _566_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[37] (net)
                  0.03    0.00    0.33 v _325_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _325_/X (sky130_fd_sc_hd__mux2_2)
                                         _110_ (net)
                  0.06    0.00    0.59 v _326_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.32    0.29    0.88 v _326_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[37] (net)
                  0.32    0.01    0.89 v dataout[37] (out)
                                  0.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)


Startpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[43] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _572_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[43] (net)
                  0.03    0.00    0.33 v _338_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _338_/X (sky130_fd_sc_hd__mux2_2)
                                         _117_ (net)
                  0.06    0.00    0.59 v _339_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.33    0.30    0.89 v _339_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[43] (net)
                  0.33    0.01    0.90 v dataout[43] (out)
                                  0.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)


Startpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[33] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _562_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[33] (net)
                  0.03    0.00    0.33 v _317_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _317_/X (sky130_fd_sc_hd__mux2_2)
                                         _106_ (net)
                  0.06    0.00    0.59 v _318_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.34    0.31    0.89 v _318_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[33] (net)
                  0.34    0.01    0.91 v dataout[33] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


Startpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[61] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _590_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[61] (net)
                  0.03    0.00    0.33 v _375_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _375_/X (sky130_fd_sc_hd__mux2_2)
                                         _136_ (net)
                  0.06    0.00    0.59 v _376_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.35    0.31    0.90 v _376_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[61] (net)
                  0.35    0.01    0.91 v dataout[61] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


Startpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[62] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _591_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[62] (net)
                  0.03    0.00    0.33 v _377_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.03    0.11    0.32    0.65 v _377_/X (sky130_fd_sc_hd__mux2_2)
                                         _137_ (net)
                  0.11    0.00    0.65 v _378_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.23    0.26    0.91 v _378_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[62] (net)
                  0.23    0.00    0.91 v dataout[62] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


Startpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[39] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _568_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[39] (net)
                  0.03    0.00    0.33 v _329_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _329_/X (sky130_fd_sc_hd__mux2_2)
                                         _112_ (net)
                  0.06    0.00    0.59 v _330_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.36    0.32    0.91 v _330_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[39] (net)
                  0.36    0.01    0.92 v dataout[39] (out)
                                  0.92   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[48] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _577_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[48] (net)
                  0.03    0.00    0.33 v _348_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _348_/X (sky130_fd_sc_hd__mux2_2)
                                         _122_ (net)
                  0.06    0.00    0.59 v _349_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.36    0.32    0.91 v _349_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[48] (net)
                  0.36    0.01    0.92 v dataout[48] (out)
                                  0.92   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[42] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _571_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[42] (net)
                  0.03    0.00    0.33 v _336_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _336_/X (sky130_fd_sc_hd__mux2_2)
                                         _116_ (net)
                  0.06    0.00    0.59 v _337_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.39    0.34    0.93 v _337_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[42] (net)
                  0.39    0.02    0.95 v dataout[42] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[40] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.34    0.34 v _569_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[40] (net)
                  0.04    0.00    0.34 v _332_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.60 v _332_/X (sky130_fd_sc_hd__mux2_2)
                                         _114_ (net)
                  0.06    0.00    0.60 v _333_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.38    0.33    0.93 v _333_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[40] (net)
                  0.38    0.02    0.95 v dataout[40] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[46] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _575_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[46] (net)
                  0.03    0.00    0.33 v _344_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _344_/X (sky130_fd_sc_hd__mux2_2)
                                         _120_ (net)
                  0.06    0.00    0.59 v _345_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.39    0.34    0.93 v _345_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[46] (net)
                  0.39    0.02    0.95 v dataout[46] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[47] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _576_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[47] (net)
                  0.03    0.00    0.33 v _346_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _346_/X (sky130_fd_sc_hd__mux2_2)
                                         _121_ (net)
                  0.06    0.00    0.59 v _347_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.39    0.34    0.93 v _347_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[47] (net)
                  0.39    0.02    0.95 v dataout[47] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[51] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _580_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[51] (net)
                  0.03    0.00    0.33 v _355_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _355_/X (sky130_fd_sc_hd__mux2_2)
                                         _126_ (net)
                  0.06    0.00    0.59 v _356_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.40    0.34    0.93 v _356_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[51] (net)
                  0.40    0.02    0.95 v dataout[51] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[53] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _582_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[53] (net)
                  0.03    0.00    0.33 v _359_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _359_/X (sky130_fd_sc_hd__mux2_2)
                                         _128_ (net)
                  0.06    0.00    0.59 v _360_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.40    0.34    0.93 v _360_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[53] (net)
                  0.40    0.02    0.95 v dataout[53] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[54] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _583_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[54] (net)
                  0.03    0.00    0.33 v _361_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _361_/X (sky130_fd_sc_hd__mux2_2)
                                         _129_ (net)
                  0.06    0.00    0.59 v _362_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.41    0.35    0.93 v _362_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[54] (net)
                  0.41    0.02    0.95 v dataout[54] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[60] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _589_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[60] (net)
                  0.03    0.00    0.33 v _373_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.26    0.59 v _373_/X (sky130_fd_sc_hd__mux2_2)
                                         _135_ (net)
                  0.06    0.00    0.59 v _374_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.39    0.34    0.93 v _374_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[60] (net)
                  0.40    0.02    0.95 v dataout[60] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[57] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _586_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         submodule.dataout_stored[57] (net)
                  0.03    0.00    0.33 v _367_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.25    0.59 v _367_/X (sky130_fd_sc_hd__mux2_2)
                                         _132_ (net)
                  0.06    0.00    0.59 v _368_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.41    0.35    0.93 v _368_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[57] (net)
                  0.41    0.02    0.95 v dataout[57] (out)
                                  0.95   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)



worst slack corner Typical: 0.3548
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[60] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 ^ submodule.sram1/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[60] (net)
                  0.01    0.01    5.53 ^ _373_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.15    5.69 ^ _373_/X (sky130_fd_sc_hd__mux2_2)
                                         _135_ (net)
                  0.07    0.00    5.69 ^ _374_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.79    0.62    6.31 ^ _374_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[60] (net)
                  0.79    0.02    6.33 ^ dataout[60] (out)
                                  6.33   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.33   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[57] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram1/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[57] (net)
                  0.01    0.00    5.51 ^ _367_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.66 ^ _367_/X (sky130_fd_sc_hd__mux2_2)
                                         _132_ (net)
                  0.06    0.00    5.66 ^ _368_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.81    0.64    6.30 ^ _368_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[57] (net)
                  0.82    0.02    6.32 ^ dataout[57] (out)
                                  6.32   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.32   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[54] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram1/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[54] (net)
                  0.01    0.00    5.50 ^ _361_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.65 ^ _361_/X (sky130_fd_sc_hd__mux2_2)
                                         _129_ (net)
                  0.06    0.00    5.65 ^ _362_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.81    0.64    6.29 ^ _362_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[54] (net)
                  0.81    0.02    6.31 ^ dataout[54] (out)
                                  6.31   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.31   data arrival time
-----------------------------------------------------------------------------
                                  1.44   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[53] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.50    5.50 ^ submodule.sram1/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[53] (net)
                  0.01    0.00    5.50 ^ _359_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.65 ^ _359_/X (sky130_fd_sc_hd__mux2_2)
                                         _128_ (net)
                  0.06    0.00    5.65 ^ _360_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.81    0.63    6.28 ^ _360_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[53] (net)
                  0.81    0.02    6.30 ^ dataout[53] (out)
                                  6.30   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.30   data arrival time
-----------------------------------------------------------------------------
                                  1.45   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[51] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 ^ submodule.sram1/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[51] (net)
                  0.01    0.00    5.49 ^ _355_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.64 ^ _355_/X (sky130_fd_sc_hd__mux2_2)
                                         _126_ (net)
                  0.06    0.00    5.64 ^ _356_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.80    0.63    6.27 ^ _356_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[51] (net)
                  0.80    0.02    6.29 ^ dataout[51] (out)
                                  6.29   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.29   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[47] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[47] (net)
                  0.01    0.00    5.48 ^ _346_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.64 ^ _346_/X (sky130_fd_sc_hd__mux2_2)
                                         _121_ (net)
                  0.06    0.00    5.64 ^ _347_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.78    0.62    6.25 ^ _347_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[47] (net)
                  0.78    0.02    6.28 ^ dataout[47] (out)
                                  6.28   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.28   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[46] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram1/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[46] (net)
                  0.01    0.00    5.48 ^ _344_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.63 ^ _344_/X (sky130_fd_sc_hd__mux2_2)
                                         _120_ (net)
                  0.07    0.00    5.63 ^ _345_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.78    0.62    6.25 ^ _345_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[46] (net)
                  0.78    0.02    6.27 ^ dataout[46] (out)
                                  6.27   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.27   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[61] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 ^ submodule.sram1/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[61] (net)
                  0.01    0.01    5.54 ^ _375_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.70 ^ _375_/X (sky130_fd_sc_hd__mux2_2)
                                         _136_ (net)
                  0.06    0.00    5.70 ^ _376_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.69    0.56    6.25 ^ _376_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[61] (net)
                  0.69    0.01    6.27 ^ dataout[61] (out)
                                  6.27   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.27   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[42] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 ^ submodule.sram1/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[42] (net)
                  0.01    0.00    5.46 ^ _336_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.62 ^ _336_/X (sky130_fd_sc_hd__mux2_2)
                                         _116_ (net)
                  0.07    0.00    5.62 ^ _337_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.78    0.62    6.24 ^ _337_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[42] (net)
                  0.78    0.02    6.26 ^ dataout[42] (out)
                                  6.26   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.26   data arrival time
-----------------------------------------------------------------------------
                                  1.49   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[40] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram1/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[40] (net)
                  0.01    0.00    5.47 ^ _332_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.62 ^ _332_/X (sky130_fd_sc_hd__mux2_2)
                                         _114_ (net)
                  0.06    0.00    5.62 ^ _333_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.76    0.60    6.22 ^ _333_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[40] (net)
                  0.76    0.02    6.24 ^ dataout[40] (out)
                                  6.24   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.24   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[39] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[39] (net)
                  0.01    0.00    5.48 ^ _329_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.64 ^ _329_/X (sky130_fd_sc_hd__mux2_2)
                                         _112_ (net)
                  0.07    0.00    5.64 ^ _330_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.72    0.57    6.22 ^ _330_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[39] (net)
                  0.72    0.02    6.23 ^ dataout[39] (out)
                                  6.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.23   data arrival time
-----------------------------------------------------------------------------
                                  1.52   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[48] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[48] (net)
                  0.01    0.00    5.48 ^ _348_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.16    5.64 ^ _348_/X (sky130_fd_sc_hd__mux2_2)
                                         _122_ (net)
                  0.06    0.00    5.64 ^ _349_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.72    0.58    6.21 ^ _349_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[48] (net)
                  0.72    0.02    6.23 ^ dataout[48] (out)
                                  6.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.23   data arrival time
-----------------------------------------------------------------------------
                                  1.52   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[33] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[33] (net)
                  0.01    0.00    5.48 ^ _317_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.64 ^ _317_/X (sky130_fd_sc_hd__mux2_2)
                                         _106_ (net)
                  0.07    0.00    5.64 ^ _318_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.68    0.55    6.19 ^ _318_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[33] (net)
                  0.68    0.01    6.20 ^ dataout[33] (out)
                                  6.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.20   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[62] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 ^ submodule.sram1/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[62] (net)
                  0.01    0.01    5.54 ^ _377_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.03    0.17    0.24    5.78 ^ _377_/X (sky130_fd_sc_hd__mux2_2)
                                         _137_ (net)
                  0.17    0.01    5.79 ^ _378_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.41    6.20 ^ _378_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[62] (net)
                  0.46    0.00    6.20 ^ dataout[62] (out)
                                  6.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.20   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[37] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram1/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[37] (net)
                  0.01    0.00    5.51 ^ _325_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.66 ^ _325_/X (sky130_fd_sc_hd__mux2_2)
                                         _110_ (net)
                  0.06    0.00    5.66 ^ _326_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.64    0.52    6.18 ^ _326_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[37] (net)
                  0.64    0.01    6.19 ^ dataout[37] (out)
                                  6.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.19   data arrival time
-----------------------------------------------------------------------------
                                  1.56   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[59] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 ^ submodule.sram1/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[59] (net)
                  0.01    0.01    5.52 ^ _371_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.67 ^ _371_/X (sky130_fd_sc_hd__mux2_2)
                                         _134_ (net)
                  0.06    0.00    5.67 ^ _372_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.62    0.50    6.17 ^ _372_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[59] (net)
                  0.62    0.01    6.18 ^ dataout[59] (out)
                                  6.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[43] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram1/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[43] (net)
                  0.01    0.00    5.47 ^ _338_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.62 ^ _338_/X (sky130_fd_sc_hd__mux2_2)
                                         _117_ (net)
                  0.06    0.00    5.62 ^ _339_/A (sky130_fd_sc_hd__buf_1)
     1    0.06    0.66    0.54    6.16 ^ _339_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[43] (net)
                  0.66    0.01    6.17 ^ dataout[43] (out)
                                  6.17   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.17   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 ^ submodule.sram0/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[31] (net)
                  0.01    0.01    5.54 ^ _313_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.18    5.72 ^ _313_/X (sky130_fd_sc_hd__mux2_2)
                                         _104_ (net)
                  0.08    0.00    5.72 ^ _314_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.50    0.43    6.14 ^ _314_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[31] (net)
                  0.50    0.00    6.15 ^ dataout[31] (out)
                                  6.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.15   data arrival time
-----------------------------------------------------------------------------
                                  1.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 ^ submodule.sram0/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[29] (net)
                  0.01    0.01    5.55 ^ _308_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.14    5.69 ^ _308_/X (sky130_fd_sc_hd__mux2_2)
                                         _101_ (net)
                  0.05    0.00    5.69 ^ _309_/A (sky130_fd_sc_hd__buf_1)
     1    0.05    0.54    0.44    6.13 ^ _309_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[29] (net)
                  0.54    0.01    6.14 ^ dataout[29] (out)
                                  6.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.14   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 ^ submodule.sram0/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[30] (net)
                  0.01    0.01    5.54 ^ _311_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.10    0.19    5.73 ^ _311_/X (sky130_fd_sc_hd__mux2_2)
                                         _103_ (net)
                  0.10    0.00    5.73 ^ _312_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.13 ^ _312_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[30] (net)
                  0.46    0.00    6.13 ^ dataout[30] (out)
                                  6.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.13   data arrival time
-----------------------------------------------------------------------------
                                  1.62   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[55] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram1/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[55] (net)
                  0.01    0.00    5.50 ^ _363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.11    0.20    5.70 ^ _363_/X (sky130_fd_sc_hd__mux2_2)
                                         _130_ (net)
                  0.11    0.00    5.71 ^ _364_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.11 ^ _364_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[55] (net)
                  0.46    0.00    6.11 ^ dataout[55] (out)
                                  6.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.11   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[35] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[35] (net)
                  0.01    0.00    5.49 ^ _321_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.13    0.21    5.70 ^ _321_/X (sky130_fd_sc_hd__mux2_2)
                                         _108_ (net)
                  0.13    0.00    5.70 ^ _322_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.41    6.11 ^ _322_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[35] (net)
                  0.46    0.00    6.11 ^ dataout[35] (out)
                                  6.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.11   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 ^ submodule.sram0/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[26] (net)
                  0.01    0.01    5.53 ^ _302_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.18    5.71 ^ _302_/X (sky130_fd_sc_hd__mux2_2)
                                         _098_ (net)
                  0.08    0.00    5.71 ^ _303_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.11 ^ _303_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[26] (net)
                  0.46    0.00    6.11 ^ dataout[26] (out)
                                  6.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.11   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram0/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[14] (net)
                  0.01    0.00    5.49 ^ _277_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.12    0.20    5.69 ^ _277_/X (sky130_fd_sc_hd__mux2_2)
                                         _085_ (net)
                  0.12    0.00    5.69 ^ _278_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.41    6.10 ^ _278_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[14] (net)
                  0.46    0.00    6.10 ^ dataout[14] (out)
                                  6.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.10   data arrival time
-----------------------------------------------------------------------------
                                  1.65   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[63] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 ^ submodule.sram1/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[63] (net)
                  0.01    0.01    5.55 ^ _379_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.14    5.69 ^ _379_/X (sky130_fd_sc_hd__mux2_2)
                                         _138_ (net)
                  0.05    0.00    5.69 ^ _380_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.48    0.41    6.09 ^ _380_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[63] (net)
                  0.48    0.00    6.10 ^ dataout[63] (out)
                                  6.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.10   data arrival time
-----------------------------------------------------------------------------
                                  1.65   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram0/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[24] (net)
                  0.01    0.00    5.51 ^ _298_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.17    5.69 ^ _298_/X (sky130_fd_sc_hd__mux2_2)
                                         _096_ (net)
                  0.08    0.00    5.69 ^ _299_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.41    6.09 ^ _299_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[24] (net)
                  0.47    0.00    6.10 ^ dataout[24] (out)
                                  6.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.10   data arrival time
-----------------------------------------------------------------------------
                                  1.65   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 ^ submodule.sram0/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[27] (net)
                  0.01    0.01    5.53 ^ _304_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.68 ^ _304_/X (sky130_fd_sc_hd__mux2_2)
                                         _099_ (net)
                  0.07    0.00    5.68 ^ _305_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.08 ^ _305_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[27] (net)
                  0.47    0.00    6.08 ^ dataout[27] (out)
                                  6.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram0/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[22] (net)
                  0.01    0.00    5.51 ^ _294_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.17    5.68 ^ _294_/X (sky130_fd_sc_hd__mux2_2)
                                         _094_ (net)
                  0.08    0.00    5.68 ^ _295_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.08 ^ _295_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[22] (net)
                  0.46    0.00    6.08 ^ dataout[22] (out)
                                  6.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram0/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[28] (net)
                  0.01    0.01    5.54 v _306_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.28    5.82 v _306_/X (sky130_fd_sc_hd__mux2_2)
                                         _100_ (net)
                  0.06    0.00    5.82 v _307_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.22    0.25    6.08 v _307_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[28] (net)
                  0.22    0.00    6.08 v dataout[28] (out)
                                  6.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram0/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[21] (net)
                  0.01    0.00    5.50 ^ _292_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.17    5.67 ^ _292_/X (sky130_fd_sc_hd__mux2_2)
                                         _093_ (net)
                  0.08    0.00    5.68 ^ _293_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.08 ^ _293_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[21] (net)
                  0.46    0.00    6.08 ^ dataout[21] (out)
                                  6.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[56] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram1/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[56] (net)
                  0.01    0.00    5.51 ^ _365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.16    5.67 ^ _365_/X (sky130_fd_sc_hd__mux2_2)
                                         _131_ (net)
                  0.06    0.00    5.67 ^ _366_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.07 ^ _366_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[56] (net)
                  0.47    0.00    6.08 ^ dataout[56] (out)
                                  6.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 ^ submodule.sram0/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[20] (net)
                  0.01    0.00    5.50 ^ _290_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.18    5.67 ^ _290_/X (sky130_fd_sc_hd__mux2_2)
                                         _092_ (net)
                  0.08    0.00    5.67 ^ _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.07 ^ _291_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[20] (net)
                  0.46    0.00    6.07 ^ dataout[20] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 ^ submodule.sram0/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[4] (net)
                  0.01    0.00    5.46 ^ _256_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.12    0.20    5.66 ^ _256_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.12    0.00    5.66 ^ _257_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.41    6.07 ^ _257_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[4] (net)
                  0.46    0.00    6.07 ^ dataout[4] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[58] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram1/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[58] (net)
                  0.01    0.00    5.52 ^ _369_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.16    5.67 ^ _369_/X (sky130_fd_sc_hd__mux2_2)
                                         _133_ (net)
                  0.06    0.00    5.67 ^ _370_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.07 ^ _370_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[58] (net)
                  0.46    0.00    6.07 ^ dataout[58] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 ^ submodule.sram0/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[8] (net)
                  0.01    0.00    5.47 ^ _264_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.11    0.20    5.66 ^ _264_/X (sky130_fd_sc_hd__mux2_2)
                                         _078_ (net)
                  0.11    0.00    5.66 ^ _265_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.07 ^ _265_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[8] (net)
                  0.46    0.00    6.07 ^ dataout[8] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram0/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[23] (net)
                  0.01    0.00    5.51 ^ _296_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.66 ^ _296_/X (sky130_fd_sc_hd__mux2_2)
                                         _095_ (net)
                  0.06    0.00    5.67 ^ _297_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.06 ^ _297_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[23] (net)
                  0.47    0.00    6.07 ^ dataout[23] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[52] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram1/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[52] (net)
                  0.01    0.00    5.50 ^ _357_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.66 ^ _357_/X (sky130_fd_sc_hd__mux2_2)
                                         _127_ (net)
                  0.07    0.00    5.66 ^ _358_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.48    0.40    6.06 ^ _358_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[52] (net)
                  0.48    0.00    6.07 ^ dataout[52] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 ^ submodule.sram0/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[18] (net)
                  0.01    0.00    5.49 ^ _285_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.18    5.66 ^ _285_/X (sky130_fd_sc_hd__mux2_2)
                                         _089_ (net)
                  0.08    0.00    5.67 ^ _286_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.06 ^ _286_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[18] (net)
                  0.46    0.00    6.07 ^ dataout[18] (out)
                                  6.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 ^ submodule.sram0/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[25] (net)
                  0.01    0.00    5.52 ^ _300_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.05    0.14    5.66 ^ _300_/X (sky130_fd_sc_hd__mux2_2)
                                         _097_ (net)
                  0.05    0.00    5.66 ^ _301_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.48    0.40    6.06 ^ _301_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[25] (net)
                  0.48    0.00    6.06 ^ dataout[25] (out)
                                  6.06   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 ^ submodule.sram0/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[17] (net)
                  0.01    0.00    5.49 ^ _283_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.17    5.66 ^ _283_/X (sky130_fd_sc_hd__mux2_2)
                                         _088_ (net)
                  0.08    0.00    5.66 ^ _284_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.06 ^ _284_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[17] (net)
                  0.46    0.00    6.06 ^ dataout[17] (out)
                                  6.06   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 ^ submodule.sram0/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[7] (net)
                  0.01    0.00    5.45 ^ _262_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.11    0.20    5.65 ^ _262_/X (sky130_fd_sc_hd__mux2_2)
                                         _077_ (net)
                  0.11    0.00    5.65 ^ _263_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.06 ^ _263_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[7] (net)
                  0.46    0.00    6.06 ^ dataout[7] (out)
                                  6.06   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[49] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.49    5.49 ^ submodule.sram1/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[49] (net)
                  0.01    0.00    5.50 ^ _350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.65 ^ _350_/X (sky130_fd_sc_hd__mux2_2)
                                         _123_ (net)
                  0.06    0.00    5.65 ^ _351_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.05 ^ _351_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[49] (net)
                  0.47    0.00    6.06 ^ dataout[49] (out)
                                  6.06   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 ^ submodule.sram0/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[6] (net)
                  0.01    0.00    5.45 ^ _260_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.11    0.20    5.65 ^ _260_/X (sky130_fd_sc_hd__mux2_2)
                                         _076_ (net)
                  0.11    0.00    5.65 ^ _261_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.05 ^ _261_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[6] (net)
                  0.46    0.00    6.05 ^ dataout[6] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 ^ submodule.sram1/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[32] (net)
                  0.01    0.00    5.50 ^ _315_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.66 ^ _315_/X (sky130_fd_sc_hd__mux2_2)
                                         _105_ (net)
                  0.07    0.00    5.66 ^ _316_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.05 ^ _316_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[32] (net)
                  0.46    0.00    6.05 ^ dataout[32] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram0/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[11] (net)
                  0.01    0.00    5.48 ^ _271_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.08    0.17    5.65 ^ _271_/X (sky130_fd_sc_hd__mux2_2)
                                         _082_ (net)
                  0.08    0.00    5.65 ^ _272_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.05 ^ _272_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[11] (net)
                  0.46    0.00    6.05 ^ dataout[11] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 ^ submodule.sram0/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[3] (net)
                  0.01    0.00    5.45 ^ _254_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.11    0.19    5.64 ^ _254_/X (sky130_fd_sc_hd__mux2_2)
                                         _073_ (net)
                  0.11    0.00    5.64 ^ _255_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.05 ^ _255_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[3] (net)
                  0.46    0.00    6.05 ^ dataout[3] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 ^ submodule.sram0/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[9] (net)
                  0.01    0.00    5.47 ^ _266_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.63 ^ _266_/X (sky130_fd_sc_hd__mux2_2)
                                         _079_ (net)
                  0.07    0.00    5.63 ^ _267_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.49    0.42    6.04 ^ _267_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[9] (net)
                  0.49    0.00    6.05 ^ dataout[9] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[45] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[45] (net)
                  0.01    0.00    5.49 ^ _342_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.64 ^ _342_/X (sky130_fd_sc_hd__mux2_2)
                                         _119_ (net)
                  0.06    0.00    5.64 ^ _343_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.04 ^ _343_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[45] (net)
                  0.47    0.00    6.05 ^ dataout[45] (out)
                                  6.05   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.05   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram0/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[16] (net)
                  0.01    0.00    5.48 ^ _281_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.64 ^ _281_/X (sky130_fd_sc_hd__mux2_2)
                                         _087_ (net)
                  0.07    0.00    5.64 ^ _282_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.04 ^ _282_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[16] (net)
                  0.47    0.00    6.04 ^ dataout[16] (out)
                                  6.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.04   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.44    5.44 ^ submodule.sram0/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[1] (net)
                  0.01    0.00    5.44 ^ _250_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.02    0.10    0.19    5.63 ^ _250_/X (sky130_fd_sc_hd__mux2_2)
                                         _071_ (net)
                  0.10    0.00    5.64 ^ _251_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.04 ^ _251_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[1] (net)
                  0.46    0.00    6.04 ^ dataout[1] (out)
                                  6.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.04   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 ^ submodule.sram0/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[0] (net)
                  0.01    0.00    5.45 ^ _248_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.09    0.18    5.63 ^ _248_/X (sky130_fd_sc_hd__mux2_2)
                                         _070_ (net)
                  0.09    0.00    5.63 ^ _249_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.04 ^ _249_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[0] (net)
                  0.46    0.00    6.04 ^ dataout[0] (out)
                                  6.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.04   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 ^ submodule.sram0/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[19] (net)
                  0.01    0.00    5.49 ^ _287_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.64 ^ _287_/X (sky130_fd_sc_hd__mux2_2)
                                         _090_ (net)
                  0.06    0.00    5.64 ^ _288_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.47    0.40    6.03 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[19] (net)
                  0.47    0.00    6.04 ^ dataout[19] (out)
                                  6.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.04   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[41] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram1/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[41] (net)
                  0.01    0.00    5.47 ^ _334_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.63 ^ _334_/X (sky130_fd_sc_hd__mux2_2)
                                         _115_ (net)
                  0.07    0.00    5.63 ^ _335_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.48    0.40    6.03 ^ _335_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[41] (net)
                  0.48    0.00    6.04 ^ dataout[41] (out)
                                  6.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.04   data arrival time
-----------------------------------------------------------------------------
                                  1.71   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[50] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[50] (net)
                  0.01    0.00    5.48 ^ _353_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.64 ^ _353_/X (sky130_fd_sc_hd__mux2_2)
                                         _125_ (net)
                  0.07    0.00    5.64 ^ _354_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.45    0.39    6.03 ^ _354_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[50] (net)
                  0.45    0.00    6.03 ^ dataout[50] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 ^ submodule.sram0/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[5] (net)
                  0.01    0.00    5.46 ^ _258_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.62 ^ _258_/X (sky130_fd_sc_hd__mux2_2)
                                         _075_ (net)
                  0.07    0.00    5.62 ^ _259_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.48    0.41    6.03 ^ _259_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[5] (net)
                  0.48    0.00    6.03 ^ dataout[5] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram0/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[12] (net)
                  0.01    0.00    5.48 ^ _273_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.63 ^ _273_/X (sky130_fd_sc_hd__mux2_2)
                                         _083_ (net)
                  0.06    0.00    5.63 ^ _274_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.03 ^ _274_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[12] (net)
                  0.46    0.00    6.03 ^ dataout[12] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[44] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[44] (net)
                  0.01    0.00    5.48 ^ _340_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.63 ^ _340_/X (sky130_fd_sc_hd__mux2_2)
                                         _118_ (net)
                  0.06    0.00    5.63 ^ _341_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.03 ^ _341_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[44] (net)
                  0.46    0.00    6.03 ^ dataout[44] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[38] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[38] (net)
                  0.01    0.00    5.48 ^ _327_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.15    5.63 ^ _327_/X (sky130_fd_sc_hd__mux2_2)
                                         _111_ (net)
                  0.06    0.00    5.63 ^ _328_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.02 ^ _328_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[38] (net)
                  0.46    0.00    6.03 ^ dataout[38] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 ^ submodule.sram0/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[10] (net)
                  0.01    0.00    5.47 ^ _269_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.63 ^ _269_/X (sky130_fd_sc_hd__mux2_2)
                                         _081_ (net)
                  0.07    0.00    5.63 ^ _270_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.02 ^ _270_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[10] (net)
                  0.46    0.00    6.03 ^ dataout[10] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[36] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[36] (net)
                  0.01    0.00    5.48 v _323_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.29    5.77 v _323_/X (sky130_fd_sc_hd__mux2_2)
                                         _109_ (net)
                  0.07    0.00    5.77 v _324_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.21    0.25    6.02 v _324_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[36] (net)
                  0.21    0.00    6.03 v dataout[36] (out)
                                  6.03   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram0/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[13] (net)
                  0.01    0.00    5.48 ^ _275_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.14    5.62 ^ _275_/X (sky130_fd_sc_hd__mux2_2)
                                         _084_ (net)
                  0.06    0.00    5.62 ^ _276_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.01 ^ _276_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[13] (net)
                  0.46    0.00    6.02 ^ dataout[13] (out)
                                  6.02   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram0/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[15] (net)
                  0.01    0.00    5.48 ^ _279_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.14    5.62 ^ _279_/X (sky130_fd_sc_hd__mux2_2)
                                         _086_ (net)
                  0.05    0.00    5.62 ^ _280_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.01 ^ _280_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[15] (net)
                  0.46    0.00    6.02 ^ dataout[15] (out)
                                  6.02   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[34] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 ^ submodule.sram1/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[34] (net)
                  0.01    0.00    5.48 ^ _319_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.06    0.14    5.62 ^ _319_/X (sky130_fd_sc_hd__mux2_2)
                                         _107_ (net)
                  0.06    0.00    5.62 ^ _320_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.39    6.01 ^ _320_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[34] (net)
                  0.46    0.00    6.02 ^ dataout[34] (out)
                                  6.02   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                  1.73   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.44    5.44 ^ submodule.sram0/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[2] (net)
                  0.01    0.00    5.44 ^ _252_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.16    5.60 ^ _252_/X (sky130_fd_sc_hd__mux2_2)
                                         _072_ (net)
                  0.07    0.00    5.60 ^ _253_/A (sky130_fd_sc_hd__buf_1)
     1    0.04    0.46    0.40    6.00 ^ _253_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[2] (net)
                  0.46    0.00    6.00 ^ dataout[2] (out)
                                  6.00   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.00   data arrival time
-----------------------------------------------------------------------------
                                  1.75   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 v submodule.sram0/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[29] (net)
                  0.01    0.01    5.54 v _450_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.06    0.26    5.80 v _450_/X (sky130_fd_sc_hd__o211a_2)
                                         _030_ (net)
                  0.06    0.00    5.80 v _558_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.80   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.80   data arrival time
-----------------------------------------------------------------------------
                                  3.86   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram0/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[31] (net)
                  0.01    0.01    5.54 v _456_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.79 v _456_/X (sky130_fd_sc_hd__o211a_2)
                                         _032_ (net)
                  0.05    0.00    5.79 v _560_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.79   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram1/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[62] (net)
                  0.01    0.01    5.54 v _524_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.79 v _524_/X (sky130_fd_sc_hd__o211a_2)
                                         _063_ (net)
                  0.05    0.00    5.79 v _591_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.79   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.54    5.54 v submodule.sram1/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[63] (net)
                  0.01    0.01    5.54 v _526_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.79 v _526_/X (sky130_fd_sc_hd__o211a_2)
                                         _064_ (net)
                  0.05    0.00    5.79 v _592_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.79   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram0/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[28] (net)
                  0.01    0.01    5.54 v _448_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.78 v _448_/X (sky130_fd_sc_hd__o211a_2)
                                         _029_ (net)
                  0.05    0.00    5.78 v _557_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.78   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.78   data arrival time
-----------------------------------------------------------------------------
                                  3.88   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram0/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[30] (net)
                  0.01    0.01    5.54 v _453_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.78 v _453_/X (sky130_fd_sc_hd__o211a_2)
                                         _031_ (net)
                  0.05    0.00    5.78 v _559_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.78   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.78   data arrival time
-----------------------------------------------------------------------------
                                  3.88   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 v submodule.sram0/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[26] (net)
                  0.01    0.01    5.53 v _443_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.78 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                         _027_ (net)
                  0.05    0.00    5.78 v _555_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.78   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.78   data arrival time
-----------------------------------------------------------------------------
                                  3.88   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 v submodule.sram1/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[61] (net)
                  0.01    0.01    5.54 v _522_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.23    5.77 v _522_/X (sky130_fd_sc_hd__o211a_2)
                                         _062_ (net)
                  0.04    0.00    5.77 v _590_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.77   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 v submodule.sram1/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[60] (net)
                  0.01    0.01    5.53 v _520_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.77 v _520_/X (sky130_fd_sc_hd__o211a_2)
                                         _061_ (net)
                  0.05    0.00    5.77 v _589_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.77   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 v submodule.sram0/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[27] (net)
                  0.01    0.00    5.52 v _445_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.77 v _445_/X (sky130_fd_sc_hd__o211a_2)
                                         _028_ (net)
                  0.05    0.00    5.77 v _556_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.77   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 v submodule.sram0/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[25] (net)
                  0.01    0.00    5.51 v _441_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.76 v _441_/X (sky130_fd_sc_hd__o211a_2)
                                         _026_ (net)
                  0.05    0.00    5.76 v _554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.76   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 v submodule.sram1/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[58] (net)
                  0.01    0.00    5.52 v _516_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.76 v _516_/X (sky130_fd_sc_hd__o211a_2)
                                         _059_ (net)
                  0.05    0.00    5.76 v _587_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.76   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.52    5.52 v submodule.sram1/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[59] (net)
                  0.01    0.00    5.52 v _518_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.76 v _518_/X (sky130_fd_sc_hd__o211a_2)
                                         _060_ (net)
                  0.05    0.00    5.76 v _588_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.76   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram0/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[24] (net)
                  0.01    0.00    5.51 v _439_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.76 v _439_/X (sky130_fd_sc_hd__o211a_2)
                                         _025_ (net)
                  0.05    0.00    5.76 v _553_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.76   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram0/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[23] (net)
                  0.01    0.00    5.51 v _437_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.75 v _437_/X (sky130_fd_sc_hd__o211a_2)
                                         _024_ (net)
                  0.05    0.00    5.75 v _552_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram1/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[57] (net)
                  0.01    0.00    5.51 v _514_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.75 v _514_/X (sky130_fd_sc_hd__o211a_2)
                                         _058_ (net)
                  0.05    0.00    5.75 v _586_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.51    5.51 v submodule.sram1/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[56] (net)
                  0.01    0.00    5.51 v _512_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.75 v _512_/X (sky130_fd_sc_hd__o211a_2)
                                         _057_ (net)
                  0.05    0.00    5.75 v _585_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram1/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[55] (net)
                  0.01    0.00    5.50 v _510_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.75 v _510_/X (sky130_fd_sc_hd__o211a_2)
                                         _056_ (net)
                  0.05    0.00    5.75 v _584_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.50    5.50 v submodule.sram1/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[32] (net)
                  0.01    0.00    5.50 v _458_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.75 v _458_/X (sky130_fd_sc_hd__o211a_2)
                                         _033_ (net)
                  0.05    0.00    5.75 v _561_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.50    5.50 v submodule.sram0/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[21] (net)
                  0.01    0.00    5.50 v _433_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.75 v _433_/X (sky130_fd_sc_hd__o211a_2)
                                         _022_ (net)
                  0.05    0.00    5.75 v _550_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram0/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[22] (net)
                  0.01    0.00    5.50 v _435_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.75 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                         _023_ (net)
                  0.05    0.00    5.75 v _551_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.91   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.50    5.50 v submodule.sram1/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[37] (net)
                  0.01    0.00    5.50 v _468_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.75 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                         _038_ (net)
                  0.05    0.00    5.75 v _566_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.75   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.50    5.50 v submodule.sram1/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[54] (net)
                  0.01    0.00    5.50 v _508_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.74 v _508_/X (sky130_fd_sc_hd__o211a_2)
                                         _055_ (net)
                  0.05    0.00    5.74 v _583_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 v submodule.sram1/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[53] (net)
                  0.01    0.00    5.50 v _506_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.74 v _506_/X (sky130_fd_sc_hd__o211a_2)
                                         _054_ (net)
                  0.05    0.00    5.74 v _582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 v submodule.sram0/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[20] (net)
                  0.01    0.00    5.49 v _430_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.74 v _430_/X (sky130_fd_sc_hd__o211a_2)
                                         _021_ (net)
                  0.05    0.00    5.74 v _549_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.01    0.50    5.50 v submodule.sram1/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[52] (net)
                  0.01    0.00    5.50 v _504_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.74 v _504_/X (sky130_fd_sc_hd__o211a_2)
                                         _053_ (net)
                  0.05    0.00    5.74 v _581_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[19] (net)
                  0.01    0.00    5.49 v _427_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.74 v _427_/X (sky130_fd_sc_hd__o211a_2)
                                         _020_ (net)
                  0.05    0.00    5.74 v _548_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.74   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[39] (net)
                  0.01    0.00    5.48 v _473_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                         _040_ (net)
                  0.05    0.00    5.73 v _568_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 v submodule.sram1/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[51] (net)
                  0.01    0.00    5.49 v _502_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _502_/X (sky130_fd_sc_hd__o211a_2)
                                         _052_ (net)
                  0.05    0.00    5.73 v _580_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[18] (net)
                  0.01    0.00    5.49 v _425_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _425_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.05    0.00    5.73 v _547_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.49    5.49 v submodule.sram1/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[49] (net)
                  0.01    0.00    5.49 v _496_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.73 v _496_/X (sky130_fd_sc_hd__o211a_2)
                                         _050_ (net)
                  0.05    0.00    5.73 v _578_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[16] (net)
                  0.01    0.00    5.48 v _420_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _420_/X (sky130_fd_sc_hd__o211a_2)
                                         _017_ (net)
                  0.05    0.00    5.73 v _545_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[33] (net)
                  0.01    0.00    5.48 v _460_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _460_/X (sky130_fd_sc_hd__o211a_2)
                                         _034_ (net)
                  0.05    0.00    5.73 v _562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[48] (net)
                  0.01    0.00    5.48 v _494_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.73 v _494_/X (sky130_fd_sc_hd__o211a_2)
                                         _049_ (net)
                  0.05    0.00    5.73 v _577_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[17] (net)
                  0.01    0.00    5.49 v _422_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.73 v _422_/X (sky130_fd_sc_hd__o211a_2)
                                         _018_ (net)
                  0.05    0.00    5.73 v _546_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.73   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[38] (net)
                  0.01    0.00    5.48 v _471_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _471_/X (sky130_fd_sc_hd__o211a_2)
                                         _039_ (net)
                  0.05    0.00    5.72 v _567_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[46] (net)
                  0.01    0.00    5.47 v _489_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.72 v _489_/X (sky130_fd_sc_hd__o211a_2)
                                         _047_ (net)
                  0.05    0.00    5.72 v _575_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[15] (net)
                  0.01    0.00    5.48 v _418_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _418_/X (sky130_fd_sc_hd__o211a_2)
                                         _016_ (net)
                  0.05    0.00    5.72 v _544_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram0/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[14] (net)
                  0.01    0.00    5.48 v _416_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                         _015_ (net)
                  0.05    0.00    5.72 v _543_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[35] (net)
                  0.01    0.00    5.48 v _464_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.72 v _464_/X (sky130_fd_sc_hd__o211a_2)
                                         _036_ (net)
                  0.05    0.00    5.72 v _564_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[47] (net)
                  0.01    0.00    5.48 v _491_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _491_/X (sky130_fd_sc_hd__o211a_2)
                                         _048_ (net)
                  0.05    0.00    5.72 v _576_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[45] (net)
                  0.01    0.00    5.48 v _487_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.72 v _487_/X (sky130_fd_sc_hd__o211a_2)
                                         _046_ (net)
                  0.05    0.00    5.72 v _574_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[50] (net)
                  0.01    0.00    5.48 v _499_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _499_/X (sky130_fd_sc_hd__o211a_2)
                                         _051_ (net)
                  0.05    0.00    5.72 v _579_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram0/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[11] (net)
                  0.01    0.00    5.47 v _410_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _410_/X (sky130_fd_sc_hd__o211a_2)
                                         _012_ (net)
                  0.05    0.00    5.72 v _540_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.48    5.48 v submodule.sram1/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[44] (net)
                  0.01    0.00    5.48 v _485_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.72 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                         _045_ (net)
                  0.05    0.00    5.72 v _573_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 v submodule.sram0/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[10] (net)
                  0.01    0.00    5.47 v _407_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.71 v _407_/X (sky130_fd_sc_hd__o211a_2)
                                         _011_ (net)
                  0.05    0.00    5.72 v _539_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[36] (net)
                  0.01    0.00    5.48 v _466_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.72 v _466_/X (sky130_fd_sc_hd__o211a_2)
                                         _037_ (net)
                  0.05    0.00    5.72 v _565_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram0/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[13] (net)
                  0.01    0.00    5.47 v _414_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _414_/X (sky130_fd_sc_hd__o211a_2)
                                         _014_ (net)
                  0.05    0.00    5.72 v _542_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram0/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[12] (net)
                  0.01    0.00    5.47 v _412_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.72 v _412_/X (sky130_fd_sc_hd__o211a_2)
                                         _013_ (net)
                  0.05    0.00    5.72 v _541_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.94   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[34] (net)
                  0.01    0.00    5.48 v _462_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.72 v _462_/X (sky130_fd_sc_hd__o211a_2)
                                         _035_ (net)
                  0.05    0.00    5.72 v _563_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 v submodule.sram0/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[9] (net)
                  0.01    0.00    5.46 v _404_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.71 v _404_/X (sky130_fd_sc_hd__o211a_2)
                                         _010_ (net)
                  0.05    0.00    5.71 v _538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 v submodule.sram1/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[42] (net)
                  0.01    0.00    5.46 v _481_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.71 v _481_/X (sky130_fd_sc_hd__o211a_2)
                                         _043_ (net)
                  0.05    0.00    5.71 v _571_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 v submodule.sram0/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[8] (net)
                  0.01    0.00    5.46 v _402_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.71 v _402_/X (sky130_fd_sc_hd__o211a_2)
                                         _009_ (net)
                  0.05    0.00    5.71 v _537_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[43] (net)
                  0.01    0.00    5.47 v _483_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.71 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                         _044_ (net)
                  0.05    0.00    5.71 v _572_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 v submodule.sram0/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[0] (net)
                  0.01    0.00    5.45 v _529_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.26    5.71 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                         _066_ (net)
                  0.05    0.00    5.71 v _594_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.47    5.47 v submodule.sram1/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[41] (net)
                  0.01    0.00    5.47 v _479_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.71 v _479_/X (sky130_fd_sc_hd__o211a_2)
                                         _042_ (net)
                  0.05    0.00    5.71 v _570_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.46    5.46 v submodule.sram1/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[40] (net)
                  0.01    0.00    5.47 v _476_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.71 v _476_/X (sky130_fd_sc_hd__o211a_2)
                                         _041_ (net)
                  0.05    0.00    5.71 v _569_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.71   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.71   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 v submodule.sram0/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[5] (net)
                  0.01    0.00    5.46 v _394_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.70 v _394_/X (sky130_fd_sc_hd__o211a_2)
                                         _006_ (net)
                  0.05    0.00    5.70 v _534_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.70   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                  3.96   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 v submodule.sram0/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[4] (net)
                  0.01    0.00    5.46 v _392_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.05    0.24    5.70 v _392_/X (sky130_fd_sc_hd__o211a_2)
                                         _005_ (net)
                  0.05    0.00    5.70 v _533_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.70   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                  3.96   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 v submodule.sram0/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[7] (net)
                  0.01    0.00    5.45 v _398_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.69 v _398_/X (sky130_fd_sc_hd__o211a_2)
                                         _008_ (net)
                  0.05    0.00    5.69 v _536_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.69   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                  3.96   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.44    5.44 v submodule.sram0/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[6] (net)
                  0.01    0.00    5.44 v _396_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.25    5.69 v _396_/X (sky130_fd_sc_hd__o211a_2)
                                         _007_ (net)
                  0.05    0.00    5.69 v _535_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.69   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                  3.97   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.45    5.45 v submodule.sram0/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[3] (net)
                  0.01    0.00    5.45 v _390_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.69 v _390_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.05    0.00    5.69 v _532_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.69   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                  3.97   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.02    0.01    0.44    5.44 v submodule.sram0/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[1] (net)
                  0.01    0.00    5.44 v _386_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.68 v _386_/X (sky130_fd_sc_hd__o211a_2)
                                         _002_ (net)
                  0.05    0.00    5.68 v _530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.68   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.68   data arrival time
-----------------------------------------------------------------------------
                                  3.98   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.43    5.43 v submodule.sram0/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[2] (net)
                  0.01    0.00    5.43 v _388_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.01    0.05    0.24    5.67 v _388_/X (sky130_fd_sc_hd__o211a_2)
                                         _003_ (net)
                  0.05    0.00    5.67 v _531_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.67   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -5.67   data arrival time
-----------------------------------------------------------------------------
                                  3.99   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.18    0.13    2.13 ^ rst_n (in)
                                         rst_n (net)
                  0.18    0.00    2.13 ^ _381_/A (sky130_fd_sc_hd__buf_1)
    10    0.05    0.58    0.51    2.64 ^ _381_/X (sky130_fd_sc_hd__buf_1)
                                         _139_ (net)
                  0.58    0.00    2.64 ^ _382_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.44    0.44    3.09 ^ _382_/X (sky130_fd_sc_hd__buf_1)
                                         _140_ (net)
                  0.44    0.00    3.09 ^ _527_/B (sky130_fd_sc_hd__nand2_2)
     1    0.01    0.15    0.11    3.20 v _527_/Y (sky130_fd_sc_hd__nand2_2)
                                         _065_ (net)
                  0.15    0.00    3.20 v _593_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _593_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13    9.62   library setup time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.42   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.02    0.04    0.03    2.03 v cs (in)
                                         cs (net)
                  0.04    0.00    2.03 v _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.07    0.08    2.11 ^ _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.07    0.00    2.11 ^ _245_/A (sky130_fd_sc_hd__buf_1)
    11    0.08    0.87    0.69    2.80 ^ _245_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  1.16    0.01    2.80 ^ submodule.sram0/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.80   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    0.02    0.04    0.03    2.03 v cs (in)
                                         cs (net)
                  0.04    0.00    2.03 v _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.07    0.08    2.11 ^ _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.07    0.00    2.11 ^ _245_/A (sky130_fd_sc_hd__buf_1)
    11    0.08    0.87    0.69    2.80 ^ _245_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  1.16    0.00    2.80 ^ submodule.sram1/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.80   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.07    0.31    0.23    2.23 ^ addr[0] (in)
                                         addr[0] (net)
                  0.41    0.00    2.23 ^ submodule.sram1/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.02    0.02    2.02 v we (in)
                                         we (net)
                  0.02    0.00    2.02 v _243_/A (sky130_fd_sc_hd__inv_2)
     2    0.05    0.25    0.20    2.21 ^ _243_/Y (sky130_fd_sc_hd__inv_2)
                                         _001_ (net)
                  0.33    0.01    2.23 ^ submodule.sram1/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.07    0.31    0.23    2.23 ^ addr[0] (in)
                                         addr[0] (net)
                  0.41    0.00    2.23 ^ submodule.sram0/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: datain[62] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.29    0.23    2.23 ^ datain[62] (in)
                                         datain[62] (net)
                  0.39    0.00    2.23 ^ submodule.sram1/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.23   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: datain[60] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.29    0.22    2.22 ^ datain[60] (in)
                                         datain[60] (net)
                  0.39    0.00    2.22 ^ submodule.sram1/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.22   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.02    0.02    2.02 v we (in)
                                         we (net)
                  0.02    0.00    2.02 v _243_/A (sky130_fd_sc_hd__inv_2)
     2    0.05    0.25    0.20    2.21 ^ _243_/Y (sky130_fd_sc_hd__inv_2)
                                         _001_ (net)
                  0.33    0.01    2.22 ^ submodule.sram0/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.22   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: datain[57] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.28    0.22    2.22 ^ datain[57] (in)
                                         datain[57] (net)
                  0.38    0.00    2.22 ^ submodule.sram1/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.22   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: datain[55] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.27    0.21    2.21 ^ datain[55] (in)
                                         datain[55] (net)
                  0.37    0.00    2.21 ^ submodule.sram1/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.21   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)


Startpoint: datain[54] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.27    0.21    2.21 ^ datain[54] (in)
                                         datain[54] (net)
                  0.36    0.00    2.21 ^ submodule.sram1/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.21   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)


Startpoint: datain[51] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.26    0.20    2.20 ^ datain[51] (in)
                                         datain[51] (net)
                  0.35    0.00    2.20 ^ submodule.sram1/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: write_allow[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.26    0.20    2.20 ^ write_allow[4] (in)
                                         write_allow[4] (net)
                  0.35    0.00    2.20 ^ submodule.sram1/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: datain[50] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.06    0.26    0.20    2.20 ^ datain[50] (in)
                                         datain[50] (net)
                  0.35    0.00    2.20 ^ submodule.sram1/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: datain[53] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.25    0.19    2.19 ^ datain[53] (in)
                                         datain[53] (net)
                  0.33    0.00    2.19 ^ submodule.sram1/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)


Startpoint: datain[58] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.25    0.19    2.19 ^ datain[58] (in)
                                         datain[58] (net)
                  0.33    0.00    2.19 ^ submodule.sram1/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)


Startpoint: datain[44] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.24    0.18    2.18 ^ datain[44] (in)
                                         datain[44] (net)
                  0.32    0.00    2.18 ^ submodule.sram1/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)


Startpoint: datain[42] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.23    0.18    2.18 ^ datain[42] (in)
                                         datain[42] (net)
                  0.31    0.00    2.18 ^ submodule.sram1/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.18   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: datain[40] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.23    0.17    2.17 ^ datain[40] (in)
                                         datain[40] (net)
                  0.31    0.00    2.17 ^ submodule.sram1/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.17   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: datain[20] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.23    0.17    2.17 ^ datain[20] (in)
                                         datain[20] (net)
                  0.30    0.00    2.17 ^ submodule.sram0/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.17   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: datain[22] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.22    0.17    2.17 ^ datain[22] (in)
                                         datain[22] (net)
                  0.30    0.00    2.17 ^ submodule.sram0/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.17   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: datain[37] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.22    0.17    2.17 ^ datain[37] (in)
                                         datain[37] (net)
                  0.29    0.00    2.17 ^ submodule.sram1/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.17   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: datain[63] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.22    0.16    2.16 ^ datain[63] (in)
                                         datain[63] (net)
                  0.29    0.00    2.16 ^ submodule.sram1/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: write_allow[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.21    0.16    2.16 ^ write_allow[7] (in)
                                         write_allow[7] (net)
                  0.29    0.00    2.16 ^ submodule.sram1/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: datain[35] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.21    0.16    2.16 ^ datain[35] (in)
                                         datain[35] (net)
                  0.29    0.00    2.16 ^ submodule.sram1/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: datain[25] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.05    0.21    0.16    2.16 ^ datain[25] (in)
                                         datain[25] (net)
                  0.28    0.00    2.16 ^ submodule.sram0/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: datain[32] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.20    0.16    2.16 ^ datain[32] (in)
                                         datain[32] (net)
                  0.27    0.00    2.16 ^ submodule.sram1/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: datain[61] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.20    0.15    2.15 ^ datain[61] (in)
                                         datain[61] (net)
                  0.27    0.00    2.15 ^ submodule.sram1/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[7] (in)
                                         addr[7] (net)
                  0.27    0.00    2.15 ^ submodule.sram0/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.49   slack (MET)


Startpoint: datain[10] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.20    0.15    2.15 ^ datain[10] (in)
                                         datain[10] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[2] (in)
                                         addr[2] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[7] (in)
                                         addr[7] (net)
                  0.27    0.00    2.15 ^ submodule.sram1/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[1] (in)
                                         addr[1] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[5] (in)
                                         addr[5] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: datain[49] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.19    0.15    2.15 ^ datain[49] (in)
                                         datain[49] (net)
                  0.26    0.00    2.15 ^ submodule.sram1/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[6] (in)
                                         addr[6] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[4] (in)
                                         addr[4] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.15    2.15 ^ addr[3] (in)
                                         addr[3] (net)
                  0.26    0.00    2.15 ^ submodule.sram0/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.15   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[3] (in)
                                         addr[3] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[4] (in)
                                         addr[4] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[6] (in)
                                         addr[6] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[5] (in)
                                         addr[5] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[1] (in)
                                         addr[1] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    0.04    0.20    0.14    2.14 ^ addr[2] (in)
                                         addr[2] (net)
                  0.26    0.00    2.14 ^ submodule.sram1/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[16] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.19    0.14    2.14 ^ datain[16] (in)
                                         datain[16] (net)
                  0.25    0.00    2.14 ^ submodule.sram0/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[45] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.19    0.14    2.14 ^ datain[45] (in)
                                         datain[45] (net)
                  0.25    0.00    2.14 ^ submodule.sram1/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[47] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.18    0.14    2.14 ^ datain[47] (in)
                                         datain[47] (net)
                  0.24    0.00    2.14 ^ submodule.sram1/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.14   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[41] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.18    0.13    2.13 ^ datain[41] (in)
                                         datain[41] (net)
                  0.24    0.00    2.13 ^ submodule.sram1/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[30] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.18    0.13    2.13 ^ datain[30] (in)
                                         datain[30] (net)
                  0.24    0.00    2.13 ^ submodule.sram0/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[36] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.18    0.13    2.13 ^ datain[36] (in)
                                         datain[36] (net)
                  0.24    0.00    2.13 ^ submodule.sram1/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[11] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.18    0.13    2.13 ^ datain[11] (in)
                                         datain[11] (net)
                  0.23    0.00    2.13 ^ submodule.sram0/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)


Startpoint: datain[38] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.13    2.13 ^ datain[38] (in)
                                         datain[38] (net)
                  0.23    0.00    2.13 ^ submodule.sram1/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: datain[31] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.13    2.13 ^ datain[31] (in)
                                         datain[31] (net)
                  0.23    0.00    2.13 ^ submodule.sram0/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: datain[59] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.13    2.13 ^ datain[59] (in)
                                         datain[59] (net)
                  0.23    0.00    2.13 ^ submodule.sram1/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: datain[27] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.13    2.13 ^ datain[27] (in)
                                         datain[27] (net)
                  0.23    0.00    2.13 ^ submodule.sram0/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: write_allow[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.13    2.13 ^ write_allow[3] (in)
                                         write_allow[3] (net)
                  0.23    0.00    2.13 ^ submodule.sram0/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.13   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: write_allow[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.12    2.12 ^ write_allow[2] (in)
                                         write_allow[2] (net)
                  0.22    0.00    2.12 ^ submodule.sram0/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: datain[29] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.04    0.17    0.12    2.12 ^ datain[29] (in)
                                         datain[29] (net)
                  0.22    0.00    2.12 ^ submodule.sram0/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: datain[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[2] (in)
                                         datain[2] (net)
                  0.22    0.00    2.12 ^ submodule.sram0/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[28] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[28] (in)
                                         datain[28] (net)
                  0.22    0.00    2.12 ^ submodule.sram0/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[23] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[23] (in)
                                         datain[23] (net)
                  0.21    0.00    2.12 ^ submodule.sram0/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[8] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[8] (in)
                                         datain[8] (net)
                  0.21    0.00    2.12 ^ submodule.sram0/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[52] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[52] (in)
                                         datain[52] (net)
                  0.21    0.00    2.12 ^ submodule.sram1/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[26] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.16    0.12    2.12 ^ datain[26] (in)
                                         datain[26] (net)
                  0.21    0.00    2.12 ^ submodule.sram0/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.12   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[14] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[14] (in)
                                         datain[14] (net)
                  0.20    0.00    2.11 ^ submodule.sram0/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[6] (in)
                                         datain[6] (net)
                  0.20    0.00    2.11 ^ submodule.sram0/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[48] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[48] (in)
                                         datain[48] (net)
                  0.20    0.00    2.11 ^ submodule.sram1/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[24] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[24] (in)
                                         datain[24] (net)
                  0.20    0.00    2.11 ^ submodule.sram0/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)


Startpoint: datain[56] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[56] (in)
                                         datain[56] (net)
                  0.20    0.00    2.11 ^ submodule.sram1/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: write_allow[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ write_allow[0] (in)
                                         write_allow[0] (net)
                  0.20    0.00    2.11 ^ submodule.sram0/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: datain[9] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.15    0.11    2.11 ^ datain[9] (in)
                                         datain[9] (net)
                  0.20    0.00    2.11 ^ submodule.sram0/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: write_allow[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.14    0.11    2.11 ^ write_allow[1] (in)
                                         write_allow[1] (net)
                  0.19    0.00    2.11 ^ submodule.sram0/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: datain[21] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.14    0.11    2.11 ^ datain[21] (in)
                                         datain[21] (net)
                  0.19    0.00    2.11 ^ submodule.sram0/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: datain[43] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.14    0.11    2.11 ^ datain[43] (in)
                                         datain[43] (net)
                  0.19    0.00    2.11 ^ submodule.sram1/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.11   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: datain[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.14    0.10    2.10 ^ datain[5] (in)
                                         datain[5] (net)
                  0.18    0.00    2.10 ^ submodule.sram0/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[12] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[12] (in)
                                         datain[12] (net)
                  0.18    0.00    2.10 ^ submodule.sram0/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[19] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[19] (in)
                                         datain[19] (net)
                  0.18    0.00    2.10 ^ submodule.sram0/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[39] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[39] (in)
                                         datain[39] (net)
                  0.18    0.00    2.10 ^ submodule.sram1/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[4] (in)
                                         datain[4] (net)
                  0.18    0.00    2.10 ^ submodule.sram0/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[18] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[18] (in)
                                         datain[18] (net)
                  0.18    0.00    2.10 ^ submodule.sram0/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[46] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[46] (in)
                                         datain[46] (net)
                  0.17    0.00    2.10 ^ submodule.sram1/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[17] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.10    2.10 ^ datain[17] (in)
                                         datain[17] (net)
                  0.17    0.00    2.10 ^ submodule.sram0/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.10   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[34] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.13    0.09    2.09 ^ datain[34] (in)
                                         datain[34] (net)
                  0.17    0.00    2.09 ^ submodule.sram1/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)


Startpoint: datain[15] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.12    0.09    2.09 ^ datain[15] (in)
                                         datain[15] (net)
                  0.16    0.00    2.09 ^ submodule.sram0/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: datain[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.12    0.09    2.09 ^ datain[3] (in)
                                         datain[3] (net)
                  0.16    0.00    2.09 ^ submodule.sram0/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: datain[13] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.03    0.12    0.09    2.09 ^ datain[13] (in)
                                         datain[13] (net)
                  0.16    0.00    2.09 ^ submodule.sram0/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.09   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: datain[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.11    0.08    2.08 ^ datain[1] (in)
                                         datain[1] (net)
                  0.15    0.00    2.08 ^ submodule.sram0/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: datain[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.11    0.08    2.08 ^ datain[7] (in)
                                         datain[7] (net)
                  0.15    0.00    2.08 ^ submodule.sram0/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: datain[33] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.10    0.08    2.08 ^ datain[33] (in)
                                         datain[33] (net)
                  0.14    0.00    2.08 ^ submodule.sram1/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: write_allow[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.10    0.08    2.08 ^ write_allow[6] (in)
                                         write_allow[6] (net)
                  0.14    0.00    2.08 ^ submodule.sram1/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.08   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: datain[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.10    0.07    2.07 ^ datain[0] (in)
                                         datain[0] (net)
                  0.13    0.00    2.07 ^ submodule.sram0/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: write_allow[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.02    0.09    0.07    2.07 ^ write_allow[5] (in)
                                         write_allow[5] (net)
                  0.12    0.00    2.07 ^ submodule.sram1/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  2.07   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)



worst slack corner Typical: 1.4171
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[60] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    5.00    5.00   clock clk (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.15    0.00    5.00 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.03    0.02    0.53    5.53 ^ submodule.sram1/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[60] (net)
                  0.01    0.01    5.53 ^ _373_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.01    0.07    0.15    5.69 ^ _373_/X (sky130_fd_sc_hd__mux2_2)
                                         _135_ (net)
                  0.07    0.00    5.69 ^ _374_/A (sky130_fd_sc_hd__buf_1)
     1    0.07    0.79    0.62    6.31 ^ _374_/X (sky130_fd_sc_hd__buf_1)
                                         dataout[60] (net)
                  0.79    0.02    6.33 ^ dataout[60] (out)
                                  6.33   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -6.33   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
submodule.sram0/csb0                    0.75    1.16   -0.41 (VIOLATED)
submodule.sram1/csb0                    0.75    1.16   -0.41 (VIOLATED)
submodule.sram1/addr0[0]                0.04    0.41   -0.37 (VIOLATED)
submodule.sram0/addr0[0]                0.04    0.41   -0.37 (VIOLATED)
submodule.sram1/wmask0[0]               0.04    0.35   -0.31 (VIOLATED)
submodule.sram1/wmask0[3]               0.04    0.29   -0.25 (VIOLATED)
submodule.sram0/addr0[7]                0.04    0.27   -0.23 (VIOLATED)
submodule.sram1/addr0[7]                0.04    0.27   -0.23 (VIOLATED)
submodule.sram0/addr0[1]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/addr0[5]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/addr0[6]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/addr0[4]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/addr0[3]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[1]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[5]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[6]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[3]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[4]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/addr0[2]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram1/addr0[2]                0.04    0.26   -0.22 (VIOLATED)
submodule.sram0/wmask0[3]               0.04    0.23   -0.19 (VIOLATED)
submodule.sram0/wmask0[2]               0.04    0.22   -0.18 (VIOLATED)
submodule.sram0/wmask0[0]               0.04    0.20   -0.16 (VIOLATED)
submodule.sram0/wmask0[1]               0.04    0.19   -0.15 (VIOLATED)
_396_/A1                                0.75    0.87   -0.12 (VIOLATED)
_398_/A1                                0.75    0.87   -0.12 (VIOLATED)
_388_/A1                                0.75    0.87   -0.12 (VIOLATED)
_386_/A1                                0.75    0.87   -0.12 (VIOLATED)
_390_/A1                                0.75    0.87   -0.12 (VIOLATED)
_394_/A1                                0.75    0.87   -0.12 (VIOLATED)
_529_/A2                                0.75    0.87   -0.12 (VIOLATED)
_527_/A                                 0.75    0.87   -0.12 (VIOLATED)
_392_/A1                                0.75    0.87   -0.12 (VIOLATED)
_245_/X                                 0.75    0.87   -0.12 (VIOLATED)
submodule.sram1/wmask0[2]               0.04    0.14   -0.10 (VIOLATED)
submodule.sram1/wmask0[1]               0.04    0.12   -0.08 (VIOLATED)
dataout[57]                             0.75    0.82   -0.07 (VIOLATED)
_368_/X                                 0.75    0.81   -0.06 (VIOLATED)
dataout[54]                             0.75    0.81   -0.06 (VIOLATED)
_362_/X                                 0.75    0.81   -0.06 (VIOLATED)
dataout[53]                             0.75    0.81   -0.06 (VIOLATED)
_360_/X                                 0.75    0.81   -0.06 (VIOLATED)
dataout[51]                             0.75    0.80   -0.05 (VIOLATED)
_356_/X                                 0.75    0.80   -0.05 (VIOLATED)
dataout[60]                             0.75    0.79   -0.04 (VIOLATED)
_374_/X                                 0.75    0.79   -0.04 (VIOLATED)
dataout[47]                             0.75    0.78   -0.03 (VIOLATED)
_347_/X                                 0.75    0.78   -0.03 (VIOLATED)
dataout[46]                             0.75    0.78   -0.03 (VIOLATED)
_345_/X                                 0.75    0.78   -0.03 (VIOLATED)
dataout[42]                             0.75    0.78   -0.03 (VIOLATED)
_337_/X                                 0.75    0.78   -0.03 (VIOLATED)
dataout[40]                             0.75    0.76   -0.01 (VIOLATED)
_333_/X                                 0.75    0.76   -0.01 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_245_/X                                  10     11        (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
submodule.sram1/dout0[31]               0.03    0.03   -0.01 (VIOLATED)
submodule.sram0/dout0[29]               0.03    0.03   -0.01 (VIOLATED)
submodule.sram0/dout0[28]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[29]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[30]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram0/dout0[31]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram0/dout0[30]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[28]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram0/dout0[26]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram0/dout0[27]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[27]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[26]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram0/dout0[25]               0.03    0.03   -0.00 (VIOLATED)
submodule.sram1/dout0[24]               0.03    0.03   -0.00 (VIOLATED)


max slew violations count Typical: 54
max fanout violations count Typical: 1
max cap violations count Typical: 14

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 604 unannotated drivers.
 addr[0]
 addr[1]
 addr[2]
 addr[3]
 addr[4]
 addr[5]
 addr[6]
 addr[7]
 clk
 cs
 datain[0]
 datain[10]
 datain[11]
 datain[12]
 datain[13]
 datain[14]
 datain[15]
 datain[16]
 datain[17]
 datain[18]
 datain[19]
 datain[1]
 datain[20]
 datain[21]
 datain[22]
 datain[23]
 datain[24]
 datain[25]
 datain[26]
 datain[27]
 datain[28]
 datain[29]
 datain[2]
 datain[30]
 datain[31]
 datain[32]
 datain[33]
 datain[34]
 datain[35]
 datain[36]
 datain[37]
 datain[38]
 datain[39]
 datain[3]
 datain[40]
 datain[41]
 datain[42]
 datain[43]
 datain[44]
 datain[45]
 datain[46]
 datain[47]
 datain[48]
 datain[49]
 datain[4]
 datain[50]
 datain[51]
 datain[52]
 datain[53]
 datain[54]
 datain[55]
 datain[56]
 datain[57]
 datain[58]
 datain[59]
 datain[5]
 datain[60]
 datain[61]
 datain[62]
 datain[63]
 datain[6]
 datain[7]
 datain[8]
 datain[9]
 rst_n
 we
 write_allow[0]
 write_allow[1]
 write_allow[2]
 write_allow[3]
 write_allow[4]
 write_allow[5]
 write_allow[6]
 write_allow[7]
 _243_/Y
 _244_/Y
 _245_/X
 _246_/X
 _247_/X
 _248_/X
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/X
 _254_/X
 _255_/X
 _256_/X
 _257_/X
 _258_/X
 _259_/X
 _260_/X
 _261_/X
 _262_/X
 _263_/X
 _264_/X
 _265_/X
 _266_/X
 _267_/X
 _268_/X
 _269_/X
 _270_/X
 _271_/X
 _272_/X
 _273_/X
 _274_/X
 _275_/X
 _276_/X
 _277_/X
 _278_/X
 _279_/X
 _280_/X
 _281_/X
 _282_/X
 _283_/X
 _284_/X
 _285_/X
 _286_/X
 _287_/X
 _288_/X
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/X
 _297_/X
 _298_/X
 _299_/X
 _300_/X
 _301_/X
 _302_/X
 _303_/X
 _304_/X
 _305_/X
 _306_/X
 _307_/X
 _308_/X
 _309_/X
 _310_/X
 _311_/X
 _312_/X
 _313_/X
 _314_/X
 _315_/X
 _316_/X
 _317_/X
 _318_/X
 _319_/X
 _320_/X
 _321_/X
 _322_/X
 _323_/X
 _324_/X
 _325_/X
 _326_/X
 _327_/X
 _328_/X
 _329_/X
 _330_/X
 _331_/X
 _332_/X
 _333_/X
 _334_/X
 _335_/X
 _336_/X
 _337_/X
 _338_/X
 _339_/X
 _340_/X
 _341_/X
 _342_/X
 _343_/X
 _344_/X
 _345_/X
 _346_/X
 _347_/X
 _348_/X
 _349_/X
 _350_/X
 _351_/X
 _352_/X
 _353_/X
 _354_/X
 _355_/X
 _356_/X
 _357_/X
 _358_/X
 _359_/X
 _360_/X
 _361_/X
 _362_/X
 _363_/X
 _364_/X
 _365_/X
 _366_/X
 _367_/X
 _368_/X
 _369_/X
 _370_/X
 _371_/X
 _372_/X
 _373_/X
 _374_/X
 _375_/X
 _376_/X
 _377_/X
 _378_/X
 _379_/X
 _380_/X
 _381_/X
 _382_/X
 _383_/X
 _384_/X
 _385_/X
 _386_/X
 _387_/X
 _388_/X
 _389_/X
 _390_/X
 _391_/X
 _392_/X
 _393_/X
 _394_/X
 _395_/X
 _396_/X
 _397_/X
 _398_/X
 _399_/X
 _400_/X
 _401_/X
 _402_/X
 _403_/X
 _404_/X
 _405_/X
 _406_/X
 _407_/X
 _408_/X
 _409_/X
 _410_/X
 _411_/X
 _412_/X
 _413_/X
 _414_/X
 _415_/X
 _416_/X
 _417_/X
 _418_/X
 _419_/X
 _420_/X
 _421_/X
 _422_/X
 _423_/X
 _424_/X
 _425_/X
 _426_/X
 _427_/X
 _428_/X
 _429_/X
 _430_/X
 _431_/X
 _432_/X
 _433_/X
 _434_/X
 _435_/X
 _436_/X
 _437_/X
 _438_/X
 _439_/X
 _440_/X
 _441_/X
 _442_/X
 _443_/X
 _444_/X
 _445_/X
 _446_/X
 _447_/X
 _448_/X
 _449_/X
 _450_/X
 _451_/X
 _452_/X
 _453_/X
 _454_/X
 _455_/X
 _456_/X
 _457_/X
 _458_/X
 _459_/X
 _460_/X
 _461_/X
 _462_/X
 _463_/X
 _464_/X
 _465_/X
 _466_/X
 _467_/X
 _468_/X
 _469_/X
 _470_/X
 _471_/X
 _472_/X
 _473_/X
 _474_/X
 _475_/X
 _476_/X
 _477_/X
 _478_/X
 _479_/X
 _480_/X
 _481_/X
 _482_/X
 _483_/X
 _484_/X
 _485_/X
 _486_/X
 _487_/X
 _488_/X
 _489_/X
 _490_/X
 _491_/X
 _492_/X
 _493_/X
 _494_/X
 _495_/X
 _496_/X
 _497_/X
 _498_/X
 _499_/X
 _500_/X
 _501_/X
 _502_/X
 _503_/X
 _504_/X
 _505_/X
 _506_/X
 _507_/X
 _508_/X
 _509_/X
 _510_/X
 _511_/X
 _512_/X
 _513_/X
 _514_/X
 _515_/X
 _516_/X
 _517_/X
 _518_/X
 _519_/X
 _520_/X
 _521_/X
 _522_/X
 _523_/X
 _524_/X
 _525_/X
 _526_/X
 _527_/Y
 _528_/X
 _529_/X
 _530_/Q
 _531_/Q
 _532_/Q
 _533_/Q
 _534_/Q
 _535_/Q
 _536_/Q
 _537_/Q
 _538_/Q
 _539_/Q
 _540_/Q
 _541_/Q
 _542_/Q
 _543_/Q
 _544_/Q
 _545_/Q
 _546_/Q
 _547_/Q
 _548_/Q
 _549_/Q
 _550_/Q
 _551_/Q
 _552_/Q
 _553_/Q
 _554_/Q
 _555_/Q
 _556_/Q
 _557_/Q
 _558_/Q
 _559_/Q
 _560_/Q
 _561_/Q
 _562_/Q
 _563_/Q
 _564_/Q
 _565_/Q
 _566_/Q
 _567_/Q
 _568_/Q
 _569_/Q
 _570_/Q
 _571_/Q
 _572_/Q
 _573_/Q
 _574_/Q
 _575_/Q
 _576_/Q
 _577_/Q
 _578_/Q
 _579_/Q
 _580_/Q
 _581_/Q
 _582_/Q
 _583_/Q
 _584_/Q
 _585_/Q
 _586_/Q
 _587_/Q
 _588_/Q
 _589_/Q
 _590_/Q
 _591_/Q
 _592_/Q
 _593_/Q
 _594_/Q
 _595_/HI
 _595_/LO
 _596_/HI
 _596_/LO
 _597_/HI
 _597_/LO
 _598_/HI
 _598_/LO
 _599_/HI
 _599_/LO
 _600_/HI
 _600_/LO
 _601_/HI
 _601_/LO
 _602_/HI
 _602_/LO
 _603_/HI
 _603_/LO
 _604_/HI
 _604_/LO
 _605_/HI
 _605_/LO
 _606_/HI
 _606_/LO
 _607_/HI
 _607_/LO
 _608_/HI
 _608_/LO
 _609_/HI
 _609_/LO
 _610_/HI
 _610_/LO
 _611_/HI
 _611_/LO
 _612_/HI
 _612_/LO
 _613_/HI
 _613_/LO
 _614_/HI
 _614_/LO
 submodule.sram0/dout0[0]
 submodule.sram0/dout0[10]
 submodule.sram0/dout0[11]
 submodule.sram0/dout0[12]
 submodule.sram0/dout0[13]
 submodule.sram0/dout0[14]
 submodule.sram0/dout0[15]
 submodule.sram0/dout0[16]
 submodule.sram0/dout0[17]
 submodule.sram0/dout0[18]
 submodule.sram0/dout0[19]
 submodule.sram0/dout0[1]
 submodule.sram0/dout0[20]
 submodule.sram0/dout0[21]
 submodule.sram0/dout0[22]
 submodule.sram0/dout0[23]
 submodule.sram0/dout0[24]
 submodule.sram0/dout0[25]
 submodule.sram0/dout0[26]
 submodule.sram0/dout0[27]
 submodule.sram0/dout0[28]
 submodule.sram0/dout0[29]
 submodule.sram0/dout0[2]
 submodule.sram0/dout0[30]
 submodule.sram0/dout0[31]
 submodule.sram0/dout0[3]
 submodule.sram0/dout0[4]
 submodule.sram0/dout0[5]
 submodule.sram0/dout0[6]
 submodule.sram0/dout0[7]
 submodule.sram0/dout0[8]
 submodule.sram0/dout0[9]
 submodule.sram0/dout1[0]
 submodule.sram0/dout1[10]
 submodule.sram0/dout1[11]
 submodule.sram0/dout1[12]
 submodule.sram0/dout1[13]
 submodule.sram0/dout1[14]
 submodule.sram0/dout1[15]
 submodule.sram0/dout1[16]
 submodule.sram0/dout1[17]
 submodule.sram0/dout1[18]
 submodule.sram0/dout1[19]
 submodule.sram0/dout1[1]
 submodule.sram0/dout1[20]
 submodule.sram0/dout1[21]
 submodule.sram0/dout1[22]
 submodule.sram0/dout1[23]
 submodule.sram0/dout1[24]
 submodule.sram0/dout1[25]
 submodule.sram0/dout1[26]
 submodule.sram0/dout1[27]
 submodule.sram0/dout1[28]
 submodule.sram0/dout1[29]
 submodule.sram0/dout1[2]
 submodule.sram0/dout1[30]
 submodule.sram0/dout1[31]
 submodule.sram0/dout1[3]
 submodule.sram0/dout1[4]
 submodule.sram0/dout1[5]
 submodule.sram0/dout1[6]
 submodule.sram0/dout1[7]
 submodule.sram0/dout1[8]
 submodule.sram0/dout1[9]
 submodule.sram1/dout0[0]
 submodule.sram1/dout0[10]
 submodule.sram1/dout0[11]
 submodule.sram1/dout0[12]
 submodule.sram1/dout0[13]
 submodule.sram1/dout0[14]
 submodule.sram1/dout0[15]
 submodule.sram1/dout0[16]
 submodule.sram1/dout0[17]
 submodule.sram1/dout0[18]
 submodule.sram1/dout0[19]
 submodule.sram1/dout0[1]
 submodule.sram1/dout0[20]
 submodule.sram1/dout0[21]
 submodule.sram1/dout0[22]
 submodule.sram1/dout0[23]
 submodule.sram1/dout0[24]
 submodule.sram1/dout0[25]
 submodule.sram1/dout0[26]
 submodule.sram1/dout0[27]
 submodule.sram1/dout0[28]
 submodule.sram1/dout0[29]
 submodule.sram1/dout0[2]
 submodule.sram1/dout0[30]
 submodule.sram1/dout0[31]
 submodule.sram1/dout0[3]
 submodule.sram1/dout0[4]
 submodule.sram1/dout0[5]
 submodule.sram1/dout0[6]
 submodule.sram1/dout0[7]
 submodule.sram1/dout0[8]
 submodule.sram1/dout0[9]
 submodule.sram1/dout1[0]
 submodule.sram1/dout1[10]
 submodule.sram1/dout1[11]
 submodule.sram1/dout1[12]
 submodule.sram1/dout1[13]
 submodule.sram1/dout1[14]
 submodule.sram1/dout1[15]
 submodule.sram1/dout1[16]
 submodule.sram1/dout1[17]
 submodule.sram1/dout1[18]
 submodule.sram1/dout1[19]
 submodule.sram1/dout1[1]
 submodule.sram1/dout1[20]
 submodule.sram1/dout1[21]
 submodule.sram1/dout1[22]
 submodule.sram1/dout1[23]
 submodule.sram1/dout1[24]
 submodule.sram1/dout1[25]
 submodule.sram1/dout1[26]
 submodule.sram1/dout1[27]
 submodule.sram1/dout1[28]
 submodule.sram1/dout1[29]
 submodule.sram1/dout1[2]
 submodule.sram1/dout1[30]
 submodule.sram1/dout1[31]
 submodule.sram1/dout1[3]
 submodule.sram1/dout1[4]
 submodule.sram1/dout1[5]
 submodule.sram1/dout1[6]
 submodule.sram1/dout1[7]
 submodule.sram1/dout1[8]
 submodule.sram1/dout1[9]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 54
max fanout violation count 1
max cap violation count 14
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unclocked register/latch pins.
  submodule.sram0/clk1
  submodule.sram1/clk1
Warning: There are 18 unconstrained endpoints.
  submodule.sram0/addr1[0]
  submodule.sram0/addr1[1]
  submodule.sram0/addr1[2]
  submodule.sram0/addr1[3]
  submodule.sram0/addr1[4]
  submodule.sram0/addr1[5]
  submodule.sram0/addr1[6]
  submodule.sram0/addr1[7]
  submodule.sram0/csb1
  submodule.sram1/addr1[0]
  submodule.sram1/addr1[1]
  submodule.sram1/addr1[2]
  submodule.sram1/addr1[3]
  submodule.sram1/addr1[4]
  submodule.sram1/addr1[5]
  submodule.sram1/addr1[6]
  submodule.sram1/addr1[7]
  submodule.sram1/csb1
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.74e-04   7.02e-06   5.59e-10   2.81e-04   6.6%
Combinational          3.42e-05   5.65e-05   9.70e-10   9.08e-05   2.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  3.84e-03   0.00e+00   3.81e-05   3.87e-03  91.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-03   6.36e-05   3.81e-05   4.25e-03 100.0%
                          97.6%       1.5%       0.9%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
submodule.sram0/clk0 v
   0.21
_594_/CLK ^
   0.40      0.00      -0.19

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 1.42

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.35
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 385004 u^2 50% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.28.47/results/signoff/test_sram_macro.sdf'…
