--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    1.738(R)|    3.874(R)|clk               |   0.000|
ram1Data<0> |   -1.943(R)|    4.653(R)|clk               |   0.000|
ram1Data<1> |   -2.526(R)|    5.117(R)|clk               |   0.000|
ram1Data<2> |   -3.018(R)|    5.510(R)|clk               |   0.000|
ram1Data<3> |   -3.017(R)|    5.509(R)|clk               |   0.000|
ram1Data<4> |   -3.100(R)|    5.577(R)|clk               |   0.000|
ram1Data<5> |   -3.404(R)|    5.820(R)|clk               |   0.000|
ram1Data<6> |   -3.609(R)|    5.983(R)|clk               |   0.000|
ram1Data<7> |   -3.646(R)|    6.012(R)|clk               |   0.000|
ram1Data<8> |   -3.113(R)|    5.586(R)|clk               |   0.000|
ram1Data<9> |   -3.414(R)|    5.828(R)|clk               |   0.000|
ram1Data<10>|   -3.844(R)|    6.170(R)|clk               |   0.000|
ram1Data<11>|   -3.872(R)|    6.193(R)|clk               |   0.000|
ram1Data<12>|   -3.174(R)|    5.636(R)|clk               |   0.000|
ram1Data<13>|   -3.205(R)|    5.661(R)|clk               |   0.000|
ram1Data<14>|   -2.872(R)|    5.393(R)|clk               |   0.000|
ram1Data<15>|   -3.080(R)|    5.559(R)|clk               |   0.000|
ram2Data<0> |   -0.777(R)|    4.918(R)|clk               |   0.000|
ram2Data<1> |   -0.858(R)|    5.014(R)|clk               |   0.000|
ram2Data<2> |   -0.839(R)|    4.992(R)|clk               |   0.000|
ram2Data<3> |   -0.834(R)|    4.986(R)|clk               |   0.000|
ram2Data<4> |   -0.768(R)|    4.909(R)|clk               |   0.000|
ram2Data<5> |   -0.807(R)|    4.954(R)|clk               |   0.000|
ram2Data<6> |   -0.834(R)|    4.986(R)|clk               |   0.000|
ram2Data<7> |   -0.768(R)|    4.909(R)|clk               |   0.000|
ram2Data<8> |   -0.767(R)|    4.906(R)|clk               |   0.000|
ram2Data<9> |   -0.790(R)|    4.934(R)|clk               |   0.000|
ram2Data<10>|   -0.807(R)|    4.954(R)|clk               |   0.000|
ram2Data<11>|   -0.785(R)|    4.928(R)|clk               |   0.000|
ram2Data<12>|   -0.774(R)|    4.915(R)|clk               |   0.000|
ram2Data<13>|   -0.790(R)|    4.934(R)|clk               |   0.000|
ram2Data<14>|   -0.785(R)|    4.928(R)|clk               |   0.000|
ram2Data<15>|   -0.774(R)|    4.915(R)|clk               |   0.000|
tbre        |   -0.618(R)|    3.589(R)|clk               |   0.000|
tsre        |   -0.182(R)|    3.241(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    0.863(R)|    4.968(R)|clk               |   0.000|
ram1Data<0> |   -2.818(R)|    5.747(R)|clk               |   0.000|
ram1Data<1> |   -3.401(R)|    6.211(R)|clk               |   0.000|
ram1Data<2> |   -3.893(R)|    6.604(R)|clk               |   0.000|
ram1Data<3> |   -3.892(R)|    6.603(R)|clk               |   0.000|
ram1Data<4> |   -3.975(R)|    6.671(R)|clk               |   0.000|
ram1Data<5> |   -4.279(R)|    6.914(R)|clk               |   0.000|
ram1Data<6> |   -4.484(R)|    7.077(R)|clk               |   0.000|
ram1Data<7> |   -4.521(R)|    7.106(R)|clk               |   0.000|
ram1Data<8> |   -3.988(R)|    6.680(R)|clk               |   0.000|
ram1Data<9> |   -4.289(R)|    6.922(R)|clk               |   0.000|
ram1Data<10>|   -4.719(R)|    7.264(R)|clk               |   0.000|
ram1Data<11>|   -4.747(R)|    7.287(R)|clk               |   0.000|
ram1Data<12>|   -4.049(R)|    6.730(R)|clk               |   0.000|
ram1Data<13>|   -4.080(R)|    6.755(R)|clk               |   0.000|
ram1Data<14>|   -3.747(R)|    6.487(R)|clk               |   0.000|
ram1Data<15>|   -3.955(R)|    6.653(R)|clk               |   0.000|
ram2Data<0> |   -1.652(R)|    6.012(R)|clk               |   0.000|
ram2Data<1> |   -1.733(R)|    6.108(R)|clk               |   0.000|
ram2Data<2> |   -1.714(R)|    6.086(R)|clk               |   0.000|
ram2Data<3> |   -1.709(R)|    6.080(R)|clk               |   0.000|
ram2Data<4> |   -1.643(R)|    6.003(R)|clk               |   0.000|
ram2Data<5> |   -1.682(R)|    6.048(R)|clk               |   0.000|
ram2Data<6> |   -1.709(R)|    6.080(R)|clk               |   0.000|
ram2Data<7> |   -1.643(R)|    6.003(R)|clk               |   0.000|
ram2Data<8> |   -1.642(R)|    6.000(R)|clk               |   0.000|
ram2Data<9> |   -1.665(R)|    6.028(R)|clk               |   0.000|
ram2Data<10>|   -1.682(R)|    6.048(R)|clk               |   0.000|
ram2Data<11>|   -1.660(R)|    6.022(R)|clk               |   0.000|
ram2Data<12>|   -1.649(R)|    6.009(R)|clk               |   0.000|
ram2Data<13>|   -1.665(R)|    6.028(R)|clk               |   0.000|
ram2Data<14>|   -1.660(R)|    6.022(R)|clk               |   0.000|
ram2Data<15>|   -1.649(R)|    6.009(R)|clk               |   0.000|
tbre        |   -1.493(R)|    4.683(R)|clk               |   0.000|
tsre        |   -1.057(R)|    4.335(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Addr<0> |   13.887(R)|clk               |   0.000|
ram1Addr<1> |   13.693(R)|clk               |   0.000|
ram1Addr<2> |   13.698(R)|clk               |   0.000|
ram1Addr<3> |   13.687(R)|clk               |   0.000|
ram1Addr<4> |   13.915(R)|clk               |   0.000|
ram1Addr<5> |   13.883(R)|clk               |   0.000|
ram1Addr<6> |   13.497(R)|clk               |   0.000|
ram1Addr<7> |   13.023(R)|clk               |   0.000|
ram1Addr<8> |   12.453(R)|clk               |   0.000|
ram1Addr<9> |   12.393(R)|clk               |   0.000|
ram1Addr<10>|   13.229(R)|clk               |   0.000|
ram1Addr<11>|   13.273(R)|clk               |   0.000|
ram1Addr<12>|   12.447(R)|clk               |   0.000|
ram1Addr<13>|   12.387(R)|clk               |   0.000|
ram1Addr<14>|   12.441(R)|clk               |   0.000|
ram1Addr<15>|   12.381(R)|clk               |   0.000|
ram1Data<0> |   12.980(R)|clk               |   0.000|
ram1Data<1> |   12.390(R)|clk               |   0.000|
ram1Data<2> |   12.455(R)|clk               |   0.000|
ram1Data<3> |   12.670(R)|clk               |   0.000|
ram1Data<4> |   13.010(R)|clk               |   0.000|
ram1Data<5> |   13.509(R)|clk               |   0.000|
ram1Data<6> |   12.736(R)|clk               |   0.000|
ram1Data<7> |   12.733(R)|clk               |   0.000|
ram1Data<8> |   12.984(R)|clk               |   0.000|
ram1Data<9> |   12.737(R)|clk               |   0.000|
ram1Data<10>|   13.092(R)|clk               |   0.000|
ram1Data<11>|   13.096(R)|clk               |   0.000|
ram1Data<12>|   12.721(R)|clk               |   0.000|
ram1Data<13>|   12.673(R)|clk               |   0.000|
ram1Data<14>|   12.664(R)|clk               |   0.000|
ram1Data<15>|   12.736(R)|clk               |   0.000|
ram1En      |   11.396(R)|clk               |   0.000|
ram1Oe      |   12.704(R)|clk               |   0.000|
ram1We      |   12.723(R)|clk               |   0.000|
ram2Addr<0> |   13.429(R)|clk               |   0.000|
ram2Addr<1> |   13.349(R)|clk               |   0.000|
ram2Addr<2> |   13.414(R)|clk               |   0.000|
ram2Addr<3> |   13.707(R)|clk               |   0.000|
ram2Addr<4> |   12.977(R)|clk               |   0.000|
ram2Addr<5> |   12.430(R)|clk               |   0.000|
ram2Addr<6> |   14.026(R)|clk               |   0.000|
ram2Addr<7> |   14.360(R)|clk               |   0.000|
ram2Addr<8> |   14.426(R)|clk               |   0.000|
ram2Addr<9> |   14.297(R)|clk               |   0.000|
ram2Addr<10>|   13.756(R)|clk               |   0.000|
ram2Addr<11>|   14.398(R)|clk               |   0.000|
ram2Addr<12>|   14.802(R)|clk               |   0.000|
ram2Addr<13>|   14.222(R)|clk               |   0.000|
ram2Addr<14>|   13.370(R)|clk               |   0.000|
ram2Addr<15>|   14.344(R)|clk               |   0.000|
ram2Data<0> |   13.752(R)|clk               |   0.000|
ram2Data<1> |   14.177(R)|clk               |   0.000|
ram2Data<2> |   14.112(R)|clk               |   0.000|
ram2Data<3> |   14.272(R)|clk               |   0.000|
ram2Data<4> |   13.745(R)|clk               |   0.000|
ram2Data<5> |   14.727(R)|clk               |   0.000|
ram2Data<6> |   14.472(R)|clk               |   0.000|
ram2Data<7> |   14.057(R)|clk               |   0.000|
ram2Data<8> |   14.339(R)|clk               |   0.000|
ram2Data<9> |   15.286(R)|clk               |   0.000|
ram2Data<10>|   13.894(R)|clk               |   0.000|
ram2Data<11>|   13.992(R)|clk               |   0.000|
ram2Data<12>|   14.816(R)|clk               |   0.000|
ram2Data<13>|   15.436(R)|clk               |   0.000|
ram2Data<14>|   13.781(R)|clk               |   0.000|
ram2Data<15>|   14.595(R)|clk               |   0.000|
ram2En      |   11.382(R)|clk               |   0.000|
ram2Oe      |   14.740(R)|clk               |   0.000|
ram2We      |   15.015(R)|clk               |   0.000|
rdn         |   17.311(R)|clk               |   0.000|
wrn         |   16.290(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
digit1<0>   |   26.346(F)|u5/controllerOut_not0001|   0.000|
digit1<1>   |   26.572(F)|u5/controllerOut_not0001|   0.000|
digit1<2>   |   26.917(F)|u5/controllerOut_not0001|   0.000|
digit1<3>   |   26.562(F)|u5/controllerOut_not0001|   0.000|
digit1<4>   |   26.140(F)|u5/controllerOut_not0001|   0.000|
digit1<5>   |   26.042(F)|u5/controllerOut_not0001|   0.000|
digit1<6>   |   25.741(F)|u5/controllerOut_not0001|   0.000|
ram1Addr<0> |   14.981(R)|clk                     |   0.000|
ram1Addr<1> |   14.787(R)|clk                     |   0.000|
ram1Addr<2> |   14.792(R)|clk                     |   0.000|
ram1Addr<3> |   14.781(R)|clk                     |   0.000|
ram1Addr<4> |   15.009(R)|clk                     |   0.000|
ram1Addr<5> |   14.977(R)|clk                     |   0.000|
ram1Addr<6> |   14.591(R)|clk                     |   0.000|
ram1Addr<7> |   14.117(R)|clk                     |   0.000|
ram1Addr<8> |   13.547(R)|clk                     |   0.000|
ram1Addr<9> |   13.487(R)|clk                     |   0.000|
ram1Addr<10>|   14.323(R)|clk                     |   0.000|
ram1Addr<11>|   14.367(R)|clk                     |   0.000|
ram1Addr<12>|   13.541(R)|clk                     |   0.000|
ram1Addr<13>|   13.481(R)|clk                     |   0.000|
ram1Addr<14>|   13.535(R)|clk                     |   0.000|
ram1Addr<15>|   13.475(R)|clk                     |   0.000|
ram1Data<0> |   14.074(R)|clk                     |   0.000|
ram1Data<1> |   13.484(R)|clk                     |   0.000|
ram1Data<2> |   13.549(R)|clk                     |   0.000|
ram1Data<3> |   13.764(R)|clk                     |   0.000|
ram1Data<4> |   14.104(R)|clk                     |   0.000|
ram1Data<5> |   14.603(R)|clk                     |   0.000|
ram1Data<6> |   13.830(R)|clk                     |   0.000|
ram1Data<7> |   13.827(R)|clk                     |   0.000|
ram1Data<8> |   14.078(R)|clk                     |   0.000|
ram1Data<9> |   13.831(R)|clk                     |   0.000|
ram1Data<10>|   14.186(R)|clk                     |   0.000|
ram1Data<11>|   14.190(R)|clk                     |   0.000|
ram1Data<12>|   13.815(R)|clk                     |   0.000|
ram1Data<13>|   13.767(R)|clk                     |   0.000|
ram1Data<14>|   13.758(R)|clk                     |   0.000|
ram1Data<15>|   13.830(R)|clk                     |   0.000|
ram1En      |   12.490(R)|clk                     |   0.000|
ram1Oe      |   13.798(R)|clk                     |   0.000|
ram1We      |   13.817(R)|clk                     |   0.000|
ram2Addr<0> |   14.523(R)|clk                     |   0.000|
ram2Addr<1> |   14.443(R)|clk                     |   0.000|
ram2Addr<2> |   14.508(R)|clk                     |   0.000|
ram2Addr<3> |   14.801(R)|clk                     |   0.000|
ram2Addr<4> |   14.071(R)|clk                     |   0.000|
ram2Addr<5> |   13.524(R)|clk                     |   0.000|
ram2Addr<6> |   15.120(R)|clk                     |   0.000|
ram2Addr<7> |   15.454(R)|clk                     |   0.000|
ram2Addr<8> |   15.520(R)|clk                     |   0.000|
ram2Addr<9> |   15.391(R)|clk                     |   0.000|
ram2Addr<10>|   14.850(R)|clk                     |   0.000|
ram2Addr<11>|   15.492(R)|clk                     |   0.000|
ram2Addr<12>|   15.896(R)|clk                     |   0.000|
ram2Addr<13>|   15.316(R)|clk                     |   0.000|
ram2Addr<14>|   14.464(R)|clk                     |   0.000|
ram2Addr<15>|   15.438(R)|clk                     |   0.000|
ram2Data<0> |   14.846(R)|clk                     |   0.000|
ram2Data<1> |   15.271(R)|clk                     |   0.000|
ram2Data<2> |   15.206(R)|clk                     |   0.000|
ram2Data<3> |   15.366(R)|clk                     |   0.000|
ram2Data<4> |   14.839(R)|clk                     |   0.000|
ram2Data<5> |   15.821(R)|clk                     |   0.000|
ram2Data<6> |   15.566(R)|clk                     |   0.000|
ram2Data<7> |   15.151(R)|clk                     |   0.000|
ram2Data<8> |   15.433(R)|clk                     |   0.000|
ram2Data<9> |   16.380(R)|clk                     |   0.000|
ram2Data<10>|   14.988(R)|clk                     |   0.000|
ram2Data<11>|   15.086(R)|clk                     |   0.000|
ram2Data<12>|   15.910(R)|clk                     |   0.000|
ram2Data<13>|   16.530(R)|clk                     |   0.000|
ram2Data<14>|   14.875(R)|clk                     |   0.000|
ram2Data<15>|   15.689(R)|clk                     |   0.000|
ram2En      |   12.476(R)|clk                     |   0.000|
ram2Oe      |   15.834(R)|clk                     |   0.000|
ram2We      |   16.109(R)|clk                     |   0.000|
rdn         |   18.405(R)|clk                     |   0.000|
wrn         |   17.384(R)|clk                     |   0.000|
------------+------------+------------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.231|         |         |         |
rst            |    6.231|    1.817|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    2.232|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.231|         |         |         |
rst            |    6.231|    0.942|    0.944|    0.944|
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 26 09:48:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



