$date
	Fri Sep 25 19:51:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_2_1_tb $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$scope module mux_2_1 $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ' y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#2
$dumpvars
b10 '
b10 &
b1 %
1$
b10 #
b1 "
b10 !
$end
