/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [27:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_62z = ~(celloutsig_0_1z[0] | celloutsig_0_36z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_4z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z | celloutsig_1_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z | celloutsig_1_3z);
  assign celloutsig_1_15z = ~(celloutsig_1_7z | celloutsig_1_10z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_4z);
  assign celloutsig_0_8z = ~(in_data[43] | celloutsig_0_7z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z | in_data[95]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z | celloutsig_0_6z);
  assign celloutsig_0_2z = ~(in_data[38] | celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[15] | in_data[16]) & in_data[78]);
  assign celloutsig_0_27z = ~((celloutsig_0_15z | celloutsig_0_1z[5]) & _02_);
  assign celloutsig_0_37z = ~((celloutsig_0_27z | celloutsig_0_11z) & celloutsig_0_21z);
  assign celloutsig_0_4z = ~((in_data[15] | in_data[16]) & _02_);
  assign celloutsig_0_5z = ~((in_data[63] | celloutsig_0_1z[8]) & celloutsig_0_0z);
  assign celloutsig_0_61z = ~((celloutsig_0_10z | _04_) & celloutsig_0_37z);
  assign celloutsig_1_0z = ~((in_data[183] | in_data[131]) & in_data[138]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[146]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_5z) & celloutsig_0_1z[6]);
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_9z) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] | in_data[64]) & celloutsig_0_8z);
  assign celloutsig_0_11z = ~((_05_ | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_21z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_11z);
  reg [3:0] _38_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _38_ <= 4'h0;
    else _38_ <= { in_data[71:69], celloutsig_0_2z };
  assign { _05_, _06_[2], _00_, _02_ } = _38_;
  reg [27:0] _39_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _39_ <= 28'h0000000;
    else _39_ <= { in_data[67:43], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign { _07_[27:25], _01_, _07_[23:22], _04_, _07_[20:4], _03_, _07_[2:0] } = _39_;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[65:59], celloutsig_0_0z, celloutsig_0_0z };
  assign { _06_[3], _06_[1:0] } = { _05_, _00_, _02_ };
  assign { _07_[24], _07_[21], _07_[3] } = { _01_, _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
