Analysis & Synthesis report for wrapper
Mon Apr 17 15:26:36 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram
 13. Parameter Settings for User Entity Instance: FIFO:A0|scfifo:scfifo_component
 14. scfifo Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "FIFO:A0"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 17 15:26:36 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; wrapper                                         ;
; Top-level Entity Name           ; wrapper                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 163                                             ;
; Total pins                      ; 164                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 256                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; wrapper            ; wrapper            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; wrapper.vhd                      ; yes             ; User VHDL File               ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd              ;         ;
; FIFO.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/scfifo.tdf     ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_regfifo.inc  ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_dpfifo.inc   ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_i2fifo.inc   ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_fffifo.inc   ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_f2fifo.inc   ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0_standard/quartus/libraries/megafunctions/aglobal160.inc ;         ;
; db/scfifo_o291.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/scfifo_o291.tdf       ;         ;
; db/a_dpfifo_v891.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_dpfifo_v891.tdf     ;         ;
; db/a_fefifo_66e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_fefifo_66e.tdf      ;         ;
; db/cntr_ug7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/cntr_ug7.tdf          ;         ;
; db/altsyncram_eqs1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf   ;         ;
; db/cntr_igb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/cntr_igb.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 108       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 81        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 59        ;
;     -- 5 input functions                    ; 3         ;
;     -- 4 input functions                    ; 1         ;
;     -- <=3 input functions                  ; 18        ;
;                                             ;           ;
; Dedicated logic registers                   ; 163       ;
;                                             ;           ;
; I/O pins                                    ; 164       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 256       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 171       ;
; Total fan-out                               ; 1207      ;
; Average fan-out                             ; 2.08      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name     ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |wrapper                                 ; 81 (59)           ; 163 (146)    ; 256               ; 0          ; 164  ; 0            ; |wrapper                                                                                                                              ; wrapper         ; work         ;
;    |FIFO:A0|                             ; 22 (0)            ; 17 (0)       ; 256               ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0                                                                                                                      ; FIFO            ; work         ;
;       |scfifo:scfifo_component|          ; 22 (0)            ; 17 (0)       ; 256               ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;          |scfifo_o291:auto_generated|    ; 22 (0)            ; 17 (0)       ; 256               ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated                                                                   ; scfifo_o291     ; work         ;
;             |a_dpfifo_v891:dpfifo|       ; 22 (2)            ; 17 (0)       ; 256               ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo                                              ; a_dpfifo_v891   ; work         ;
;                |a_fefifo_66e:fifo_state| ; 10 (5)            ; 7 (2)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|a_fefifo_66e:fifo_state                      ; a_fefifo_66e    ; work         ;
;                   |cntr_ug7:count_usedw| ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|a_fefifo_66e:fifo_state|cntr_ug7:count_usedw ; cntr_ug7        ; work         ;
;                |altsyncram_eqs1:FIFOram| ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram                      ; altsyncram_eqs1 ; work         ;
;                |cntr_igb:rd_ptr_count|   ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|cntr_igb:rd_ptr_count                        ; cntr_igb        ; work         ;
;                |cntr_igb:wr_ptr|         ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper|FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|cntr_igb:wr_ptr                              ; cntr_igb        ; work         ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 13           ; 32           ; 13           ; 416  ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |wrapper|FIFO:A0 ; FIFO.vhd        ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 159   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; Yes        ; |wrapper|avs_s1_readdata[7]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A0|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                       ;
; lpm_width               ; 13          ; Signed Integer                       ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                       ;
; LPM_WIDTHU              ; 5           ; Signed Integer                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                              ;
; USE_EAB                 ; ON          ; Untyped                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                              ;
; CBXI_PARAMETER          ; scfifo_o291 ; Untyped                              ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                 ;
+----------------------------+---------------------------------+
; Name                       ; Value                           ;
+----------------------------+---------------------------------+
; Number of entity instances ; 1                               ;
; Entity Instance            ; FIFO:A0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                    ;
;     -- lpm_width           ; 13                              ;
;     -- LPM_NUMWORDS        ; 32                              ;
;     -- LPM_SHOWAHEAD       ; OFF                             ;
;     -- USE_EAB             ; ON                              ;
+----------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:A0"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[12..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 163                         ;
;     ENA               ; 151                         ;
;     ENA SLD           ; 8                           ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 82                          ;
;     arith             ; 15                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 4                           ;
;     normal            ; 67                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 3                           ;
;         6 data inputs ; 59                          ;
; boundary_port         ; 164                         ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.30                        ;
; Average LUT depth     ; 1.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Apr 17 15:26:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c wrapper
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wrapper.vhd
    Info (12022): Found design unit 1: wrapper-wrapper_arch File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 49
    Info (12023): Found entity 1: wrapper File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ad1939.vhd
    Info (12022): Found design unit 1: AD1939-behavioral File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/AD1939.vhd Line: 99
    Info (12023): Found entity 1: AD1939 File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/AD1939.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd Line: 57
    Info (12023): Found entity 1: FIFO File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd Line: 43
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at wrapper.vhd(22): used implicit default value for signal "ast_source_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at wrapper.vhd(23): used implicit default value for signal "ast_source_valid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at wrapper.vhd(38): used implicit default value for signal "external_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at wrapper.vhd(100): object "dummy" assigned a value but never read File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at wrapper.vhd(101): object "fullbit" assigned a value but never read File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at wrapper.vhd(102): object "data_in" assigned a value but never read File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at wrapper.vhd(102): used implicit default value for signal "data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 102
Warning (10873): Using initial value X (don't care) for net "ast_source_data" at wrapper.vhd(21) File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:A0" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 124
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO:A0|scfifo:scfifo_component" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd Line: 94
Info (12130): Elaborated megafunction instantiation "FIFO:A0|scfifo:scfifo_component" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd Line: 94
Info (12133): Instantiated megafunction "FIFO:A0|scfifo:scfifo_component" with the following parameter: File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd Line: 94
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o291.tdf
    Info (12023): Found entity 1: scfifo_o291 File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/scfifo_o291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_o291" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated" File: c:/altera/16.0_standard/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v891.tdf
    Info (12023): Found entity 1: a_dpfifo_v891 File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_dpfifo_v891.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_v891" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/scfifo_o291.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info (12023): Found entity 1: a_fefifo_66e File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_fefifo_66e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_66e" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|a_fefifo_66e:fifo_state" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_dpfifo_v891.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/cntr_ug7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|a_fefifo_66e:fifo_state|cntr_ug7:count_usedw" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_fefifo_66e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eqs1.tdf
    Info (12023): Found entity 1: altsyncram_eqs1 File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eqs1" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_dpfifo_v891.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/cntr_igb.tdf Line: 26
Info (12128): Elaborating entity "cntr_igb" for hierarchy "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|cntr_igb:rd_ptr_count" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/a_dpfifo_v891.tdf Line: 43
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|q_b[8]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 280
        Warning (14320): Synthesized away node "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|q_b[9]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 310
        Warning (14320): Synthesized away node "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|q_b[10]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 340
        Warning (14320): Synthesized away node "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|q_b[11]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 370
        Warning (14320): Synthesized away node "FIFO:A0|scfifo:scfifo_component|scfifo_o291:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|q_b[12]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/db/altsyncram_eqs1.tdf Line: 400
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ast_source_data[0]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[1]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[2]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[3]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[4]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[5]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[6]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[7]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[8]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[9]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[10]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[11]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[12]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[13]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[14]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[15]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[16]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[17]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[18]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[19]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[20]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[21]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[22]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[23]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[24]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[25]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[26]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[27]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[28]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[29]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[30]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_data[31]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 21
    Warning (13410): Pin "ast_source_error[0]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 22
    Warning (13410): Pin "ast_source_error[1]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 22
    Warning (13410): Pin "ast_source_valid" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 23
    Warning (13410): Pin "avs_s1_readdata[8]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[9]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[10]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[11]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[12]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[13]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[14]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[15]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[16]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[17]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[18]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[19]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[20]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[21]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[22]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[23]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[24]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[25]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[26]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[27]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[28]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[29]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[30]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "avs_s1_readdata[31]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 32
    Warning (13410): Pin "external_out[0]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 38
    Warning (13410): Pin "external_out[1]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 38
    Warning (13410): Pin "external_out[2]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 38
    Warning (13410): Pin "external_out[3]" is stuck at GND File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 64 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_n" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 9
    Warning (15610): No output dependent on input pin "ast_sink_data[0]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[1]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[2]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[3]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[4]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[5]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[6]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[7]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[8]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[9]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[10]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[11]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[12]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[13]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[14]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[15]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[16]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[17]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[18]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[19]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[20]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[21]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[22]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[23]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[24]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[25]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[26]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[27]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[28]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[29]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[30]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_data[31]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 14
    Warning (15610): No output dependent on input pin "ast_sink_error[0]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 15
    Warning (15610): No output dependent on input pin "ast_sink_error[1]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 15
    Warning (15610): No output dependent on input pin "ast_sink_valid" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 16
    Warning (15610): No output dependent on input pin "avs_s1_writedata[8]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[9]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[10]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[11]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[12]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[13]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[14]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[15]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[16]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[17]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[18]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[19]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[20]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[21]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[22]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[23]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[24]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[25]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[26]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[27]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[28]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[29]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[30]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "avs_s1_writedata[31]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 30
    Warning (15610): No output dependent on input pin "external_in[0]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 37
    Warning (15610): No output dependent on input pin "external_in[1]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 37
    Warning (15610): No output dependent on input pin "external_in[2]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 37
    Warning (15610): No output dependent on input pin "external_in[3]" File: C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd Line: 37
Info (21057): Implemented 390 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 80 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 218 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 923 megabytes
    Info: Processing ended: Mon Apr 17 15:26:36 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


