Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,2844
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005278972093947232
power__switching__total,0.00044605255243368447
power__leakage__total,7.829733021935681E-7
power__total,0.0009747327421791852
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2539206139444682
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25220831692516177
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1239538506920964
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.087391207854962
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.123954
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.504652
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25776920216817684
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2529972691843491
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6452808470202557
timing__setup__ws__corner:nom_slow_1p08V_125C,11.700184263720608
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.645281
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.784275
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2553949068961394
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2524883151798911
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31300768418683766
timing__setup__ws__corner:nom_typ_1p20V_25C,13.205808376166663
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.313008
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.892414
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2539206139444682
clock__skew__worst_setup,0.25220831692516177
timing__hold__ws,0.1239538506920964
timing__setup__ws,11.700184263720608
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.123954
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.784275
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1431
design__instance__area__stdcell,19053
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.658329
design__instance__utilization__stdcell,0.658329
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,51
design__instance__area__class:inverter,362.88
design__instance__count__class:sequential_cell,71
design__instance__area__class:sequential_cell,3545.34
design__instance__count__class:multi_input_combinational_cell,1119
design__instance__area__class:multi_input_combinational_cell,11379.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,180
design__instance__area__class:timing_repair_buffer,3614.28
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,27906.8
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,125.194
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,24
global_route__vias,9531
global_route__wirelength,49480
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1447
route__net__special,2
route__drc_errors__iter:0,403
route__wirelength__iter:0,31432
route__drc_errors__iter:1,143
route__wirelength__iter:1,31097
route__drc_errors__iter:2,102
route__wirelength__iter:2,31036
route__drc_errors__iter:3,2
route__wirelength__iter:3,31004
route__drc_errors__iter:4,0
route__wirelength__iter:4,30999
route__drc_errors,0
route__wirelength,30999
route__vias,9183
route__vias__singlecut,9183
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,255.49
design__instance__count__class:fill_cell,1413
design__instance__area__class:fill_cell,9888.48
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19954
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000459079
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000579365
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000143158
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000579365
design_powergrid__voltage__worst,0.000579365
design_powergrid__voltage__worst__net:VPWR,1.19954
design_powergrid__drop__worst,0.000579365
design_powergrid__drop__worst__net:VPWR,0.000459079
design_powergrid__voltage__worst__net:VGND,0.000579365
design_powergrid__drop__worst__net:VGND,0.000579365
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001540000000000000027720881146109377368702553212642669677734375
ir__drop__worst,0.00045899999999999998960553693194697189028374850749969482421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
