<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>matvec</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>482</Best-caseLatency>
            <Average-caseLatency>482</Average-caseLatency>
            <Worst-caseLatency>482</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.410 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.410 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.410 us</Worst-caseRealTimeLatency>
            <Interval-min>483</Interval-min>
            <Interval-max>483</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>90</DSP>
            <FF>2461</FF>
            <LUT>2576</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>matvec</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>M_address0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_address1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_address0</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_ce0</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_q0</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_address1</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_ce1</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>V_q1</name>
            <Object>V</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Out_r_address0</name>
            <Object>Out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Out_r_ce0</name>
            <Object>Out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Out_r_we0</name>
            <Object>Out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Out_r_d0</name>
            <Object>Out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matvec</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363</InstName>
                    <ModuleName>matvec_Pipeline_VITIS_LOOP_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>363</ID>
                    <BindInstances>add_ln7_fu_1107_p2 sub_ln11_fu_650_p2 add_ln11_29_fu_858_p2 add_ln11_30_fu_868_p2 add_ln11_31_fu_892_p2 add_ln11_32_fu_656_p2 add_ln11_33_fu_667_p2 add_ln11_34_fu_902_p2 add_ln11_35_fu_926_p2 add_ln11_36_fu_936_p2 add_ln11_37_fu_956_p2 add_ln11_38_fu_966_p2 add_ln11_39_fu_990_p2 add_ln11_40_fu_678_p2 add_ln11_41_fu_688_p2 add_ln11_42_fu_1000_p2 add_ln11_43_fu_1039_p2 add_ln11_44_fu_1049_p2 add_ln11_45_fu_1073_p2 add_ln11_46_fu_1083_p2 add_ln11_47_fu_698_p2 add_ln11_48_fu_708_p2 add_ln11_49_fu_728_p2 add_ln11_50_fu_738_p2 add_ln11_51_fu_762_p2 add_ln11_52_fu_772_p2 add_ln11_53_fu_1112_p2 add_ln11_54_fu_1122_p2 add_ln11_55_fu_796_p2 add_ln11_56_fu_806_p2 mul_32s_32s_32_1_1_U13 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U15 mul_32s_32s_32_1_1_U16 mul_32s_32s_32_1_1_U17 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U18 mul_32s_32s_32_1_1_U19 mul_32s_32s_32_1_1_U20 mul_32s_32s_32_1_1_U21 mul_32s_32s_32_1_1_U22 mul_32s_32s_32_1_1_U23 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U4 mul_32s_32s_32_1_1_U24 mul_32s_32s_32_1_1_U25 mul_32s_32s_32_1_1_U26 mul_32s_32s_32_1_1_U27 mul_32s_32s_32_1_1_U28 mul_32s_32s_32_1_1_U5 mul_32s_32s_32_1_1_U6 mul_32s_32s_32_1_1_U7 mul_32s_32s_32_1_1_U8 mul_32s_32s_32_1_1_U9 mul_32s_32s_32_1_1_U10 mul_32s_32s_32_1_1_U29 mul_32s_32s_32_1_1_U30 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U12 add_ln11_fu_986_p2 add_ln11_3_fu_758_p2 add_ln11_6_fu_1069_p2 add_ln11_7_fu_1103_p2 add_ln11_10_fu_792_p2 add_ln11_17_fu_826_p2 add_ln11_20_fu_854_p2 add_ln11_21_fu_888_p2 add_ln11_24_fu_922_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matvec_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>466</Best-caseLatency>
                    <Average-caseLatency>466</Average-caseLatency>
                    <Worst-caseLatency>466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>30</TripCount>
                        <Latency>464</Latency>
                        <AbsoluteTimeLatency>2.320 us</AbsoluteTimeLatency>
                        <PipelineII>15</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>90</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>1483</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2357</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_1107_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln11_fu_650_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="sub_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_29_fu_858_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_30_fu_868_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_31_fu_892_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_32_fu_656_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_33_fu_667_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_34_fu_902_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_35_fu_926_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_36_fu_936_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_37_fu_956_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_38_fu_966_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_39_fu_990_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_40_fu_678_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_41_fu_688_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_42_fu_1000_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_43_fu_1039_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_44_fu_1049_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_45_fu_1073_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_46_fu_1083_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_47_fu_698_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_48_fu_708_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_49_fu_728_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_50_fu_738_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_51_fu_762_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_52_fu_772_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_53_fu_1112_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_54_fu_1122_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_55_fu_796_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_56_fu_806_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="mul_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_986_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_3_fu_758_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_6_fu_1069_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_7_fu_1103_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_10_fu_792_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_17_fu_826_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_20_fu_854_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_21_fu_888_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_24_fu_922_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11" URAM="0" VARIABLE="add_ln11_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matvec</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482</Best-caseLatency>
                    <Average-caseLatency>482</Average-caseLatency>
                    <Worst-caseLatency>482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>483</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>90</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>2461</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2576</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="M" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="M_address0" name="M_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce0" name="M_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="M_q0" name="M_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="M_address1" name="M_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce1" name="M_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="M_q1" name="M_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="V" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="V_address0" name="V_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="V_ce0" name="V_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="V_q0" name="V_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="V_address1" name="V_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="V_ce1" name="V_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="V_q1" name="V_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Out" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Out_r_address0" name="Out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Out_r_ce0" name="Out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Out_r_we0" name="Out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Out_r_d0" name="Out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="M_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="M_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="M_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="V_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="V_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="V_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="V_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="V_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>V_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="Out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="Out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="M_address0">10, , </column>
                    <column name="M_address1">10, , </column>
                    <column name="M_q0">32, , </column>
                    <column name="M_q1">32, , </column>
                    <column name="Out_r_address0">5, , </column>
                    <column name="Out_r_d0">32, , </column>
                    <column name="V_address0">5, , </column>
                    <column name="V_address1">5, , </column>
                    <column name="V_q0">32, , </column>
                    <column name="V_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="M">in, int*</column>
                    <column name="V">in, int*</column>
                    <column name="Out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="M">M_address0, port, offset, </column>
                    <column name="M">M_ce0, port, , </column>
                    <column name="M">M_q0, port, , </column>
                    <column name="M">M_address1, port, offset, </column>
                    <column name="M">M_ce1, port, , </column>
                    <column name="M">M_q1, port, , </column>
                    <column name="V">V_address0, port, offset, </column>
                    <column name="V">V_ce0, port, , </column>
                    <column name="V">V_q0, port, , </column>
                    <column name="V">V_address1, port, offset, </column>
                    <column name="V">V_ce1, port, , </column>
                    <column name="V">V_q1, port, , </column>
                    <column name="Out">Out_r_address0, port, offset, </column>
                    <column name="Out">Out_r_ce0, port, , </column>
                    <column name="Out">Out_r_we0, port, , </column>
                    <column name="Out">Out_r_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

