0.7
2020.2
Oct 13 2023
20:47:58
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.sim/sim_1/behav/xsim/glbl.v,1718013198,verilog,,,,glbl,,,,,,,,
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sim_1/new/tb_cpu_module.v,1718013199,verilog,,,,tb_cpu_module,,,,,,,,
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/imports/Downloads/d_mem.v,1718013199,verilog,,C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/i_mem.v,,d_mem,,,,,,,,
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/cpu_module.v,1718013199,verilog,,C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/imports/Downloads/d_mem.v,,cpu_module,,,,,,,,
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/i_mem.v,1718013199,verilog,,C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/modules.v,,i_mem,,,,,,,,
C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/modules.v,1718013199,verilog,,C:/Studia/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sim_1/new/tb_cpu_module.v,,ALU;accumulator;alu_mux;decoder;imm_mux;jump_condition;pc_mux;r_mux;rd_mux;register,,,,,,,,
