{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7308, "design__instance__area": 109466, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 153, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 15, "power__internal__total": 0.009395658038556576, "power__switching__total": 0.0043224310502409935, "power__leakage__total": 1.7963827758649131e-06, "power__total": 0.013719885610044003, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5712538381798825, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.617482971121211, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5874580987940868, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.80231490388965, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 153, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 16, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8211678236486171, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9044343308058366, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3137373782904096, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.1477479291842, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 153, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.46030461301010445, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48891259091755385, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26611147372229704, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.158744799576425, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 153, "design__max_cap_violation__count": 19, "clock__skew__worst_hold": -0.45597607535927653, "clock__skew__worst_setup": 0.48326866098994814, "timing__hold__ws": 0.2645231886183485, "timing__setup__ws": 42.750423078251075, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7308, "design__instance__area__stdcell": 109466, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.384341, "design__instance__utilization__stdcell": 0.384341, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 35860.7, "design__instance__displacement__mean": 4.907, "design__instance__displacement__max": 113.68, "route__wirelength__estimated": 131064, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 271, "design__instance__count__class:clock_buffer": 129, "design__instance__count__class:clock_inverter": 61, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1596, "route__net": 3522, "route__net__special": 2, "route__drc_errors__iter:1": 740, "route__wirelength__iter:1": 159763, "route__drc_errors__iter:2": 137, "route__wirelength__iter:2": 158309, "route__drc_errors__iter:3": 77, "route__wirelength__iter:3": 157983, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 157949, "route__drc_errors": 0, "route__wirelength": 157949, "route__vias": 25577, "route__vias__singlecut": 25577, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1337.32, "design__instance__count__class:fill_cell": 11489, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 153, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5661589135534809, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6091471943719685, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5850401440003713, "timing__setup__ws__corner:min_tt_025C_5v00": 50.98901711841828, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 153, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8134637638182525, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8902125955027751, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3097143740245996, "timing__setup__ws__corner:min_ss_125C_4v50": 43.47827820835312, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 153, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.45597607535927653, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.48326866098994814, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2645231886183485, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.29712655399309, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 153, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 17, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5786805642908522, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6275433683656817, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5904272793351185, "timing__setup__ws__corner:max_tt_025C_5v00": 50.56088668630503, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 153, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 19, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8317187174392394, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9215610757572915, "timing__hold__ws__corner:max_ss_125C_4v50": 1.318749147209915, "timing__setup__ws__corner:max_ss_125C_4v50": 42.750423078251075, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 153, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 17, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4655772288366228, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4957381312436863, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26808966916352134, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.9846618243918, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99983, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000167801, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00022608, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.91657e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00022608, "design_powergrid__voltage__worst": 0.00022608, "design_powergrid__voltage__worst__net:VDD": 4.99983, "design_powergrid__drop__worst": 0.00022608, "design_powergrid__drop__worst__net:VDD": 0.000167801, "design_powergrid__voltage__worst__net:VSS": 0.00022608, "design_powergrid__drop__worst__net:VSS": 0.00022608, "ir__voltage__worst": 5, "ir__drop__avg": 3.82e-05, "ir__drop__worst": 0.000168, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}