<section class="container course-catalog pre animate-fade-in in" aria-labelledby="all-courses">
  <h2 id="all-courses"><strong>LONGTERM COURSES</strong> </h2>
  <div class="catalog-grid">
    <button class="catalog-card" data-course="asic-dv">
      <h3>Advanced ASIC Design &amp; Verification</h3>
      <p>SystemVerilog · UVM · SVA · Coverage</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="pd">
      <h3>Physical Design</h3>
      <p>PnR · STA · CTS · ECO</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="fpga">
      <h3>FPGA-Based System Design</h3>
      <p>AXI/DMA · RTL · On-board Debug</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="embedded">
      <h3>Advanced Embedded Systems</h3>
      <p>Drivers · RTOS · Linux · IoT</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="analog">
      <h3>Analog Circuit Design</h3>
      <p>Op-Amps · LDO · PLL</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="layout">
      <h3>Analog Layout Design</h3>
      <p>Matching · Shielding · DRC/LVS</p>
      <span>View Details →</span>
    </button>
  </div>

  <h2 id="short-term"><strong>SHORT TERM COURSES</strong> </h2>
  <div class="catalog-grid">
    <button class="catalog-card" data-course="digital-verilog">
      <h3>Digital electronics &amp; Verilog</h3>
      <p>combinational . sequential . Verilog</p>
      <span>View Details →</span>
    </button>
    <button class="catalog-card" data-course="RISC-V">
      <h3>RISC-V</h3>
      <p>RISC architecture . Bus protocols</p>
      <span>View Details →</span>
    </button>
    </div>
</section>

<section class="course-list container pre in animate-fade-in" data-mode="list">
  <article id="asic-dv" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>Advanced ASIC Design &amp; Verification</h2>
    <p class="summary">Master SystemVerilog and UVM to verify IP, subsystems, and SoCs. Build testbenches, assertions, coverage, and regressions on industry‑style designs.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>SystemVerilog &amp; UVM</li>
          <li>Assertions (SVA), functional &amp; code coverage</li>
          <li>Constrained‑random &amp; directed testing</li>
          <li>VIP integration, scoreboards, checkers</li>
          <li>Regressions, debug &amp; coverage closure</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>APB/AXI VIP with assertions &amp; coverage</li>
          <li>NoC Router Design &amp; Verification</li>
          <li>RISC‑V Verification + FPGA realization</li>
          <li>I2C/SPI/UART with error injection</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Design Verification Engineer</li><li>VIP Engineer</li><li>UVM Methodology Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Junior DV → DV Engineer → Senior DV → DV Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>

  <article id="pd" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>Physical Design</h2>
    <p class="summary">Learn digital back‑end flow from floorplanning through sign‑off. Practice timing closure, power optimization, DRC/LVS, and ECO methodologies.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>Floorplanning, placement, clock‑tree synthesis</li>
          <li>Routing, optimization, congestion analysis</li>
          <li>STA, timing closure, MCMM</li>
          <li>DRC/LVS, antenna, IR/EM checks</li>
          <li>ECO flows &amp; tape‑out readiness</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>Block‑level PnR and timing closure</li>
          <li>CTS &amp; skew optimization</li>
          <li>ECO implementation &amp; sign‑off checks</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Physical Design Engineer</li><li>STA Engineer</li><li>Sign‑off/Integration Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. PD → PD Engineer → Sr. PD → PD Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>

  <article id="fpga" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>FPGA‑Based System Design</h2>
    <p class="summary">Design, integrate, and validate FPGA subsystems using Verilog/SystemVerilog and vendor IP. Implement DMA/AXI pipelines and real‑time processing on boards.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>RTL coding, constraints &amp; timing</li>
          <li>IP integration, AXI/DMA, memory‑mapped I/O</li>
          <li>On‑board debug (ILA/Chipscope)</li>
          <li>Image/signal processing &amp; acceleration</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>ISP pipeline on FPGA</li>
          <li>AXI DMA frame buffer &amp; display</li>
          <li>DDR4, PCIe, ADC/DAC, Camera Interface</li>
          <li>Realtime image signal processing</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>FPGA Design/Validation Engineer</li><li>Hardware Accelerator Engineer</li><li>Prototyping/Bring‑up Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. FPGA → FPGA Engineer → Sr. FPGA → Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>

  <article id="embedded" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>Advanced Embedded Systems Design</h2>
    <p class="summary">Develop firmware for microcontrollers and embedded Linux. Build drivers, RTOS tasks, connectivity stacks, and production‑grade diagnostics.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>Embedded C/C++, HALs, peripheral drivers</li>
          <li>RTOS (tasks, queues, ISRs)</li>
          <li>Bootloaders, firmware update &amp; logging</li>
          <li>Linux drivers, Yocto basics, device tree</li>
          <li>Connectivity: UART/SPI/I2C, BLE/Wi‑Fi/IoT</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>Sensor hub with RTOS &amp; low‑power modes</li>
          <li>STM32 driver suite with unit tests</li>
          <li>Linux char driver with sysfs &amp; ioctl</li>
          <li>Jetson AI accel, Qt apps, CUDA basics</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Embedded Firmware Engineer</li><li>Device Driver Engineer</li><li>Embedded Linux Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. ES → ES Engineer → Sr. ES → Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>

  <article id="analog" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>Analog Circuit Design</h2>
    <p class="summary">Design core analog IP and validate performance across corners. Practice low‑noise, low‑power techniques and mixed‑signal integration.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>CMOS, biasing, op‑amps, comparators</li>
          <li>Bandgaps, LDOs, PLL basics</li>
          <li>Noise, mismatch, Monte‑Carlo &amp; corners</li>
          <li>Layout‑aware design &amp; parasitics</li>
          <li>Mixed‑signal verification hand‑off</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>Two‑stage op‑amp with compensation</li>
          <li>Low‑power comparator with hysteresis</li>
          <li>Simple PLL behavioral model</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Analog Design Engineer</li><li>Mixed‑Signal Integration Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. Analog → Analog Engineer → Sr. Analog → Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>

  <article id="layout" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>Analog Layout Design</h2>
    <p class="summary">Create robust custom layouts with matching, shielding, and parasitic awareness. Achieve clean DRC/LVS and reliable extraction for sign‑off.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>Device matching, common‑centroid techniques</li>
          <li>Guard rings, shielding, routing strategies</li>
          <li>DRC/LVS closure, PEX &amp; EM/IR basics</li>
          <li>Floorplanning for analog macros</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>Matched differential pair &amp; current mirror</li>
          <li>Capacitor array with DNL/INL</li>
          <li>Post‑layout PEX verification</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Analog Layout Engineer</li><li>Custom Layout/Physical Verification Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. Layout → Layout Engineer → Sr. Layout → Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>


  <article id="digital" class="course">
    <a class="btn back-link" href="#all">← Back to All Courses</a>
    <h2>DIGITAL-VERILOG</h2>
    <p class="summary">Learn digital design fundamentals. Practice 
      timing closure, power optimization, DRC/LVS, and ECO methodologies.</p>
    <div class="cols">
      <div>
        <h3>Skills Covered</h3>
        <ul>
          <li>Floorplanning, placement, clock‑tree synthesis</li>
          <li>Routing, optimization, congestion analysis</li>
          <li>STA, timing closure, MCMM</li>
          <li>DRC/LVS, antenna, IR/EM checks</li>
          <li>ECO flows &amp; tape‑out readiness</li>
        </ul>
        <h3>Projects</h3>
        <ul>
          <li>Block‑level PnR and timing closure</li>
          <li>CTS &amp; skew optimization</li>
          <li>ECO implementation &amp; sign‑off checks</li>
        </ul>
      </div>
      <div>
        <h3>Job Roles</h3>
        <ul><li>Physical Design Engineer</li><li>STA Engineer</li><li>Sign‑off/Integration Engineer</li></ul>
        <h3>Career Pathway</h3>
        <p>Trainee → Jr. PD → PD Engineer → Sr. PD → PD Lead</p>
        <a class="btn primary" href="admissions.html#apply">Apply for This Course</a>
      </div>
    </div>
  </article>
</section>