$date
   Tue Feb 08 18:15:52 2022
$end
$version
  P.40xd
$end
$timescale
  1ps
$end
$scope module t_seq_10101 $end
$scope module M2 $end
$var wire 1 ! xin $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 $ out $end
$var reg 3 % nextstate [2:0] $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
x$
bx %
bx &
x!
0"
$end
#5000
1#
0$
b0 %
b0 &
0!
1"
#10000
0"
#15000
1"
#20000
0"
#25000
b1 %
1!
1"
#30000
0"
#35000
1"
#40000
0"
#45000
b0 %
0!
1"
#50000
0"
#55000
b1 %
1!
1"
#60000
0"
#65000
0#
b0 %
0!
1"
#70000
0"
#75000
b1 %
b1 &
1!
1"
#80000
0"
#85000
1"
#90000
0"
#95000
b0 %
b10 &
0!
1"
#100000
0"
#105000
b1 %
b11 &
1!
1"
#110000
0"
#115000
b1 &
1"
#120000
0"
#125000
b0 %
b10 &
0!
1"
#130000
0"
#135000
b1 %
b11 &
1!
1"
#140000
0"
#145000
b0 %
b100 &
0!
1"
#150000
0"
#155000
1$
b1 %
b101 &
1!
1"
#160000
0"
#165000
0$
b0 %
b0 &
0!
1"
#170000
0"
#175000
b1 %
b1 &
1!
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
