library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity decoder_3to8 is
Port ( des: in std_logic_vector(2 downto 0);
Q0 : out std_logic;
Q1 : out std_logic;
Q2 : out std_logic;
Q3 : out std_logic;
Q4 : out std_logic;
Q5 : out std_logic;
Q6 : out std_logic;
Q7 : out std_logic);
end decoder_3to8;

architecture Behavioral of decoder_3to8 is
begin
Q0<= '1' when des = '000' after 5 ns;
Q1<= '1' when des = '001' after 5 ns;
Q2<= '1' when des = '010' after 5 ns;
Q3<= '1' when des = '011' after 5 ns;
Q4<= '1' when des = '100' after 5 ns;
Q5<= '1' when des = '101' after 5 ns;
Q6<= '1' when des = '110' after 5 ns;
Q7<= '1' when des = '111' after 5 ns;
end Behavioral;
