-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_OgC_rom is 
    generic(
             DWIDTH     : integer := 5; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 512
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_OgC_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00010", 1 => "00100", 2 => "00110", 3 => "01000", 4 => "01010", 
    5 => "00000", 6 => "01100", 7 => "01110", 8 => "00000", 9 => "10000", 
    10 => "10010", 11 => "10100", 12 to 13=> "00000", 14 => "10110", 15 to 16=> "00000", 
    17 => "11000", 18 => "00000", 19 => "11010", 20 => "00000", 21 => "11100", 
    22 => "11110", 23 to 31=> "00000", 32 => "00010", 33 => "00100", 34 => "00000", 
    35 => "00110", 36 => "01000", 37 => "01010", 38 to 39=> "00000", 40 => "01100", 
    41 => "01110", 42 to 43=> "00000", 44 => "10000", 45 => "10010", 46 => "00000", 
    47 => "10100", 48 => "10110", 49 to 50=> "00000", 51 => "11000", 52 => "11010", 
    53 => "11100", 54 => "11110", 55 to 63=> "00000", 64 => "00010", 65 => "00100", 
    66 => "00110", 67 => "01000", 68 => "01010", 69 => "01100", 70 => "01110", 
    71 => "10000", 72 => "10010", 73 => "00000", 74 => "10100", 75 => "10110", 
    76 => "11000", 77 => "00000", 78 => "11010", 79 to 84=> "00000", 85 => "11100", 
    86 to 87=> "00000", 88 => "11110", 89 to 95=> "00000", 96 => "00010", 97 => "00100", 
    98 => "00110", 99 => "01000", 100 => "00000", 101 => "01010", 102 => "01100", 
    103 => "01110", 104 => "10000", 105 => "10010", 106 to 107=> "00000", 108 => "10100", 
    109 => "10110", 110 => "11000", 111 => "00000", 112 => "11010", 113 to 115=> "00000", 
    116 => "11100", 117 to 119=> "00000", 120 => "11110", 121 to 127=> "00000", 128 => "00010", 
    129 => "00100", 130 => "00110", 131 => "01000", 132 => "01010", 133 => "01100", 
    134 => "01110", 135 => "10000", 136 => "10010", 137 => "10100", 138 to 141=> "00000", 
    142 => "10110", 143 => "11000", 144 => "11010", 145 => "11100", 146 to 149=> "00000", 
    150 => "11110", 151 to 159=> "00000", 160 => "00010", 161 => "00100", 162 => "00000", 
    163 => "00110", 164 => "01000", 165 => "01010", 166 => "01100", 167 => "01110", 
    168 => "10000", 169 => "10010", 170 to 172=> "00000", 173 => "10100", 174 => "10110", 
    175 => "00000", 176 => "11000", 177 to 178=> "00000", 179 => "11010", 180 => "11100", 
    181 to 183=> "00000", 184 => "11110", 185 to 191=> "00000", 192 => "00010", 193 => "00100", 
    194 => "00110", 195 => "01000", 196 to 197=> "00000", 198 => "01010", 199 => "01100", 
    200 => "01110", 201 => "10000", 202 => "10010", 203 to 204=> "00000", 205 => "10100", 
    206 => "10110", 207 => "11000", 208 => "11010", 209 to 214=> "00000", 215 => "11100", 
    216 => "11110", 217 to 223=> "00000", 224 => "00010", 225 => "00100", 226 => "00110", 
    227 => "01000", 228 => "01010", 229 => "00000", 230 => "01100", 231 => "01110", 
    232 => "10000", 233 => "10010", 234 => "10100", 235 => "10110", 236 => "11000", 
    237 => "11010", 238 to 239=> "00000", 240 => "11100", 241 to 247=> "00000", 248 => "11110", 
    249 to 255=> "00000", 256 => "00010", 257 => "00100", 258 => "00110", 259 => "01000", 
    260 to 261=> "00000", 262 => "01010", 263 => "01100", 264 => "00000", 265 => "01110", 
    266 => "00000", 267 => "10000", 268 => "10010", 269 => "10100", 270 => "00000", 
    271 => "10110", 272 => "11000", 273 => "00000", 274 => "11010", 275 to 276=> "00000", 
    277 => "11100", 278 => "11110", 279 to 287=> "00000", 288 => "00010", 289 => "00100", 
    290 => "00110", 291 => "01000", 292 => "01010", 293 => "00000", 294 => "01100", 
    295 => "01110", 296 to 298=> "00000", 299 => "10000", 300 => "10010", 301 => "10100", 
    302 => "00000", 303 => "10110", 304 => "11000", 305 => "11010", 306 => "11100", 
    307 to 314=> "00000", 315 => "11110", 316 to 319=> "00000", 320 => "00010", 321 => "00100", 
    322 => "00110", 323 => "01000", 324 => "00000", 325 => "01010", 326 => "01100", 
    327 => "00000", 328 => "01110", 329 to 330=> "00000", 331 => "10000", 332 => "10010", 
    333 => "10100", 334 => "10110", 335 => "11000", 336 => "00000", 337 => "11010", 
    338 => "11100", 339 to 347=> "00000", 348 => "11110", 349 to 351=> "00000", 352 => "00010", 
    353 => "00100", 354 => "00110", 355 => "01000", 356 to 357=> "00000", 358 => "01010", 
    359 => "01100", 360 => "01110", 361 => "10000", 362 => "10010", 363 => "10100", 
    364 => "10110", 365 => "00000", 366 => "11000", 367 => "00000", 368 => "11010", 
    369 => "00000", 370 => "11100", 371 => "11110", 372 to 383=> "00000", 384 => "00010", 
    385 => "00100", 386 => "00110", 387 => "01000", 388 => "01010", 389 => "01100", 
    390 => "01110", 391 => "10000", 392 => "00000", 393 => "10010", 394 => "00000", 
    395 => "10100", 396 => "10110", 397 => "00000", 398 => "11000", 399 to 401=> "00000", 
    402 => "11010", 403 to 405=> "00000", 406 => "11100", 407 => "00000", 408 => "11110", 
    409 to 415=> "00000", 416 => "00010", 417 => "00100", 418 => "00110", 419 => "00000", 
    420 => "01000", 421 => "00000", 422 => "01010", 423 => "01100", 424 => "00000", 
    425 => "01110", 426 => "10000", 427 => "00000", 428 => "10010", 429 => "10100", 
    430 => "10110", 431 => "11000", 432 => "11010", 433 to 437=> "00000", 438 => "11100", 
    439 to 440=> "00000", 441 => "11110", 442 to 447=> "00000", 448 => "00010", 449 => "00100", 
    450 => "00110", 451 => "01000", 452 to 453=> "00000", 454 => "01010", 455 => "01100", 
    456 => "01110", 457 => "10000", 458 => "10010", 459 => "10100", 460 => "10110", 
    461 => "11000", 462 => "11010", 463 => "11100", 464 to 465=> "00000", 466 => "11110", 
    467 to 479=> "00000", 480 => "00010", 481 => "00100", 482 => "00110", 483 to 484=> "00000", 
    485 => "01000", 486 => "01010", 487 => "01100", 488 to 489=> "00000", 490 => "01110", 
    491 to 493=> "00000", 494 => "10000", 495 => "10010", 496 => "10100", 497 to 499=> "00000", 
    500 => "10110", 501 => "00000", 502 => "11000", 503 => "11010", 504 => "11100", 
    505 to 507=> "00000", 508 => "11110", 509 to 511=> "00000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_OgC is
    generic (
        DataWidth : INTEGER := 5;
        AddressRange : INTEGER := 512;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_OgC is
    component predict_ensemble_OgC_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_OgC_rom_U :  component predict_ensemble_OgC_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


