# AESVerilog - A Verilog HDL Implementation of AES cipher

This project is currently under development and is not yet ready for deployment
