module singleport_ram( input clk,
input w_a,
input [3:0] add_a,
input [7:0] d_in_a, output reg [7:0] d_out_a,
);
reg[7:0] ram[15:0]; always@(posedge clk) begin
 end
end end
 if(w_a) begin ram[add_a]<=d_in_a;
else begin d_out_a<=ram[add_a];
 endmodule
