; ModuleID = '../../cc/tiles/raster_tile_priority_queue.cc'
source_filename = "../../cc/tiles/raster_tile_priority_queue.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%"class.cc::RasterTilePriorityQueue" = type { i32 (...)** }
%"class.std::__1::vector" = type opaque
%"class.cc::RasterTilePriorityQueueAll" = type <{ %"class.cc::RasterTilePriorityQueue", %"class.std::__1::vector.4", %"class.std::__1::vector.4", i32, [4 x i8] }>
%"class.std::__1::vector.4" = type { %"class.std::__1::__vector_base" }
%"class.std::__1::__vector_base" = type { %"class.std::__1::unique_ptr.5"*, %"class.std::__1::unique_ptr.5"*, %"class.std::__1::__compressed_pair.6" }
%"class.std::__1::unique_ptr.5" = type opaque
%"class.std::__1::__compressed_pair.6" = type { %"struct.std::__1::__compressed_pair_elem.7" }
%"struct.std::__1::__compressed_pair_elem.7" = type { %"class.std::__1::unique_ptr.5"* }
%"class.cc::RasterTilePriorityQueueRequired" = type { %"class.cc::RasterTilePriorityQueue", %"class.std::__1::vector.15" }
%"class.std::__1::vector.15" = type { %"class.std::__1::__vector_base.16" }
%"class.std::__1::__vector_base.16" = type { %"class.std::__1::unique_ptr.17"*, %"class.std::__1::unique_ptr.17"*, %"class.std::__1::__compressed_pair.18" }
%"class.std::__1::unique_ptr.17" = type opaque
%"class.std::__1::__compressed_pair.18" = type { %"struct.std::__1::__compressed_pair_elem.19" }
%"struct.std::__1::__compressed_pair_elem.19" = type { %"class.std::__1::unique_ptr.17"* }

; Function Attrs: nounwind ssp uwtable
define hidden %"class.cc::RasterTilePriorityQueue"* @_ZN2cc23RasterTilePriorityQueue6CreateERKNSt3__16vectorIPNS_16PictureLayerImplENS1_9allocatorIS4_EEEES9_NS_12TreePriorityENS0_4TypeE(%"class.std::__1::vector"*, %"class.std::__1::vector"*, i32, i32) local_unnamed_addr #0 align 2 {
  switch i32 %3, label %13 [
    i32 0, label %5
    i32 1, label %9
    i32 2, label %9
  ]

5:                                                ; preds = %4
  %6 = tail call i8* @_Znwm(i64 64) #3
  %7 = bitcast i8* %6 to %"class.cc::RasterTilePriorityQueueAll"*
  tail call void @_ZN2cc26RasterTilePriorityQueueAllC1Ev(%"class.cc::RasterTilePriorityQueueAll"* nonnull %7) #4
  %8 = ptrtoint i8* %6 to i64
  tail call void @_ZN2cc26RasterTilePriorityQueueAll5BuildERKNSt3__16vectorIPNS_16PictureLayerImplENS1_9allocatorIS4_EEEES9_NS_12TreePriorityE(%"class.cc::RasterTilePriorityQueueAll"* nonnull %7, %"class.std::__1::vector"* %0, %"class.std::__1::vector"* %1, i32 %2) #4
  br label %13

9:                                                ; preds = %4, %4
  %10 = tail call i8* @_Znwm(i64 32) #3
  %11 = bitcast i8* %10 to %"class.cc::RasterTilePriorityQueueRequired"*
  tail call void @_ZN2cc31RasterTilePriorityQueueRequiredC1Ev(%"class.cc::RasterTilePriorityQueueRequired"* nonnull %11) #4
  %12 = ptrtoint i8* %10 to i64
  tail call void @_ZN2cc31RasterTilePriorityQueueRequired5BuildERKNSt3__16vectorIPNS_16PictureLayerImplENS1_9allocatorIS4_EEEES9_NS_23RasterTilePriorityQueue4TypeE(%"class.cc::RasterTilePriorityQueueRequired"* nonnull %11, %"class.std::__1::vector"* %0, %"class.std::__1::vector"* %1, i32 %3) #4
  br label %13

13:                                               ; preds = %4, %9, %5
  %14 = phi i64 [ %12, %9 ], [ %8, %5 ], [ 0, %4 ]
  %15 = inttoptr i64 %14 to %"class.cc::RasterTilePriorityQueue"*
  ret %"class.cc::RasterTilePriorityQueue"* %15
}

; Function Attrs: nobuiltin nofree
declare noalias nonnull i8* @_Znwm(i64) local_unnamed_addr #1

declare void @_ZN2cc26RasterTilePriorityQueueAllC1Ev(%"class.cc::RasterTilePriorityQueueAll"*) unnamed_addr #2

declare void @_ZN2cc26RasterTilePriorityQueueAll5BuildERKNSt3__16vectorIPNS_16PictureLayerImplENS1_9allocatorIS4_EEEES9_NS_12TreePriorityE(%"class.cc::RasterTilePriorityQueueAll"*, %"class.std::__1::vector"*, %"class.std::__1::vector"*, i32) local_unnamed_addr #2

declare void @_ZN2cc31RasterTilePriorityQueueRequiredC1Ev(%"class.cc::RasterTilePriorityQueueRequired"*) unnamed_addr #2

declare void @_ZN2cc31RasterTilePriorityQueueRequired5BuildERKNSt3__16vectorIPNS_16PictureLayerImplENS1_9allocatorIS4_EEEES9_NS_23RasterTilePriorityQueue4TypeE(%"class.cc::RasterTilePriorityQueueRequired"*, %"class.std::__1::vector"*, %"class.std::__1::vector"*, i32) local_unnamed_addr #2

attributes #0 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nobuiltin nofree "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { builtin nounwind }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
