INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eadric/Desktop/singleCpu/singleCpu.sim/sim_1/impl/func/xsim/test_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpu_IR_0_0
INFO: [VRFC 10-311] analyzing module cpu_IR_0_0_IR
INFO: [VRFC 10-311] analyzing module cpu_addBranch_0_0
INFO: [VRFC 10-311] analyzing module cpu_addBranch_0_0_addBranch
INFO: [VRFC 10-311] analyzing module cpu_add_0_0
INFO: [VRFC 10-311] analyzing module cpu_add_0_0_add
INFO: [VRFC 10-311] analyzing module cpu_alu_0_0
INFO: [VRFC 10-311] analyzing module cpu_alu_0_0_alu
INFO: [VRFC 10-311] analyzing module cpu_clk_divide_0_0
INFO: [VRFC 10-311] analyzing module cpu_clk_divide_0_0_clk_divide
INFO: [VRFC 10-311] analyzing module cpu_clock_0_0
INFO: [VRFC 10-311] analyzing module cpu_clock_0_0_clock
INFO: [VRFC 10-311] analyzing module cpu_ctrlUnit_0_0
INFO: [VRFC 10-311] analyzing module cpu_ctrlUnit_0_0_ctrlUnit
INFO: [VRFC 10-311] analyzing module cpu_dataMem_0_0
INFO: [VRFC 10-311] analyzing module cpu_dataMem_0_0_dataMem
INFO: [VRFC 10-311] analyzing module cpu_four_0_0
INFO: [VRFC 10-311] analyzing module cpu_insMem_0_0
INFO: [VRFC 10-311] analyzing module cpu_jExtend_0_0
INFO: [VRFC 10-311] analyzing module cpu_lShift2_0_0
INFO: [VRFC 10-311] analyzing module cpu_led_0_0
INFO: [VRFC 10-311] analyzing module cpu_led_0_0_led
INFO: [VRFC 10-311] analyzing module cpu_lshift2_26_0_0
INFO: [VRFC 10-311] analyzing module cpu_pc_0_0
INFO: [VRFC 10-311] analyzing module cpu_pc_0_0_pc
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_0_0
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_0_0_pick21_32
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_1_0
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_1_0_pick21_32
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_5_0_0
INFO: [VRFC 10-311] analyzing module cpu_pick21_32_5_0_0_pick21_32_5
INFO: [VRFC 10-311] analyzing module cpu_pick41_0_0
INFO: [VRFC 10-311] analyzing module cpu_pick41_0_0_pick41
INFO: [VRFC 10-311] analyzing module cpu_pick_data_0_0
INFO: [VRFC 10-311] analyzing module cpu_pick_data_0_0_pick_data
INFO: [VRFC 10-311] analyzing module cpu_regFile_0_0
INFO: [VRFC 10-311] analyzing module cpu_regFile_0_0_regFile
INFO: [VRFC 10-311] analyzing module cpu_show_0_0
INFO: [VRFC 10-311] analyzing module cpu_show_0_0_show
INFO: [VRFC 10-311] analyzing module cpu_szExtend_0_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eadric/Desktop/singleCpu/singleCpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
