# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
X11HOME=/tools/x11r5/sun4
RT_TCL_PATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/usr/local/lib:/usr/lib:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HOSTTYPE=x86_64-linux
XILINX_VITIS=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2
SSH_CONNECTION=172.19.223.101 49792 172.20.164.33 22
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
DISPLAY=xsjvnc101:24
RDI_INSTALLROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64
OLDPWD=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin
RDI_PREPEND_PATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/1
ADDRNDM=0
VENDOR=unknown
MACHTYPE=x86_64
PLATFORM_REPO_PATHS=/proj/xbuilds/2020.1_daily_latest/internal_platforms
MFLAGS=
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2
XILINX_SDK=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2
OSTYPE=linux
XILINX_SDX=
XILINX_PLANAHEAD=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2
XDG_SESSION_ID=16
USER=ravic
XiSUE=true
RDI_BASEROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis
XiGROUPS=
XiOSREL=Linux4.15.0-118-generic
RDI_INSTALLVER=2020.2
RDI_JAVA_VERSION=9.0.4
GROUP=newhiredefaultgrp
PWD=/scratch/ravic/Port_DDR_to_HBM/makefile
XILINX_HLS=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis_HLS/2020.2
HOME=/home/ravic
HOST=xcoswappshp385-2
SSH_CLIENT=172.19.223.101 49792 22
TCL_LIBRARY=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2
RDI_APPROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/tps/isl
RDI_PLATFORM=lnx64
BANKS=2
RDI_BINROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin
RDI_PROG=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/lib:/usr/local/lib:/usr/lib:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data
SYNTH_COMMON=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/scripts/rt/data
SSH_TTY=/dev/pts/1
MAIL=/home/ravic/mail/inbox
DSIZE=409600
REMOTEHOST=172.19.223.101
SHELL=/bin/csh
TERM=xterm
MAKEOVERRIDES=${-*-command-variables-*-}
MEMTYPE=HBM
XiWINMGR=olwm
MAKELEVEL=1
HDI_APPROOT=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2
SHLVL=4
LANGUAGE=en_US:
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/python:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/python:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/1
XIL_NO_OVERRIDE=0
MANPATH=.:/usr/local/man:/usr/man
RDI_OPT_EXT=.o
XiSUEHOME=/tools/sue
TARGET=hw
LOGNAME=ravic
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/31781/bus
XDG_RUNTIME_DIR=/run/user/31781
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
OPENWINHOME=/usr/openwin
PATH=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/gnu/microblaze/lin/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/bin:/opt/xilinx/xrt/bin:/proj/xbuilds/XRT/master/202020.2.8.526/packages/x86_64/xrt-2.8.526_ubuntu_18.04/opt/xilinx/xrt/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis_HLS/2020.2/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Model_Composer/2020.2/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/microblaze/lin/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/arm/lin/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/aietools/bin:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/DocNav:/proj/xbuilds/XRT/2020.1/202010.2.6.655/packages/x86_64/xrt-2.6.655_ubuntu_18.04/opt/xilinx/xrt/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Model_Composer/2020.1/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/microblaze/lin/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/arm/lin/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/aarch64/lin/aarch64-linux/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/aarch64/lin/aarch64-none/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/tps/lnx64/cmake-3.3.2/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/cardano/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vivado/2020.1/bin:/proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/DocNav:/home/ravic/bin:/usr/local/bin:/mis/TREE/bin:/usr/bin:/bin:/usr/ucb
XiSET=true
RDI_JAVA_PLATFORM=
SOLUTION=1
KRNL_LOOP=64
MAKEFLAGS= -- SOLUTION=1 KRNL_LOOP=64 ADDRNDM=0 DSIZE=409600 BANKS=2 MEMTYPE=HBM TARGET=hw
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o/Ubuntu:/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/lib/lnx64.o
_=/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=42487
XILINX_CD_SESSION=aa0d2064-e565-4deb-bc5d-70511b823a94
XILINX_RS_PORT=33293
XILINX_RS_SESSION=5d91e1b7-9620-4c14-a6ff-22022bc70737


V++ command line:
------------------------------------------
/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -l -g -t hw -R 1 --platform xilinx_u50lv_gen3x4_xdma_2_202010_1 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --temp_dir ././../build/HBM2/temp_dir --report_dir ././../build/HBM2/report_dir --log_dir ././../build/HBM2/log_dir --config /scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg -I./../reference_files -DNDDR_BANKS=2 ././../build/HBM2/vadd_hw.xo -o ././../build/HBM2/vadd_hw.xclbin 

FINAL PROGRAM OPTIONS
--config /scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg
--connectivity.sp vadd_1.in1:HBM[0:1]
--connectivity.sp vadd_1.in2:HBM[2:3]
--connectivity.sp vadd_1.out:HBM[4:5]
--debug
--define NDDR_BANKS=2
--include ./../reference_files
--input_files ././../build/HBM2/vadd_hw.xo
--link
--log_dir ././../build/HBM2/log_dir
--optimize 0
--output ././../build/HBM2/vadd_hw.xclbin
--platform xilinx_u50lv_gen3x4_xdma_2_202010_1
--profile_kernel data:all:all:all
--profile_kernel stall:all:all:all
--report_dir ././../build/HBM2/report_dir
--report_level 1
--target hw
--temp_dir ././../build/HBM2/temp_dir

PARSED COMMAND LINE OPTIONS
-l 
-g 
-t hw 
-R 1 
--platform xilinx_u50lv_gen3x4_xdma_2_202010_1 
--profile_kernel data:all:all:all 
--profile_kernel stall:all:all:all 
--temp_dir ././../build/HBM2/temp_dir 
--report_dir ././../build/HBM2/report_dir 
--log_dir ././../build/HBM2/log_dir 
--config /scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg 
-I./../reference_files 
-DNDDR_BANKS=2 
././../build/HBM2/vadd_hw.xo 
-o ././../build/HBM2/vadd_hw.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: /scratch/ravic/Port_DDR_to_HBM/makefile/HBM2.cfg
connectivity.sp vadd_1.in1:HBM[0:1] 
connectivity.sp vadd_1.in2:HBM[2:3] 
connectivity.sp vadd_1.out:HBM[4:5] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 13 Oct 2020 18:02:16
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 13 Oct 2020 18:02:16
output: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml
------------------------------------------
step: running system_link
timestamp: 13 Oct 2020 18:02:16
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/system_link --xo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/syslinkConfig.ini --xpfm /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm --target hw --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 13 Oct 2020 18:02:34
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/cf2sw -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw.rtd -nofilter /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw_full.rtd -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 13 Oct 2020 18:02:38
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 13 Oct 2020 18:02:39
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 -g --remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link --report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini -k /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link --no-info --iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
param=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/scratch/ravic/Port_DDR_to_HBM/makefile
misc=BinaryName=vadd_hw
[connectivity]
nk=vadd:1:vadd_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
param=project.writeIntermediateCheckpoints=1

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=vadd_hw
--advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/scratch/ravic/Port_DDR_to_HBM/makefile
--config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini
--connectivity.nk vadd:1:vadd_1
--debug
--input_file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl
--iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0
--kernels /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat
--log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link
--messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb
--no-info
--output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int
--platform xilinx_u50lv_gen3x4_xdma_2_202010_1
--profile_kernel data:all:all:all
--profile_kernel stall:all:all:all
--remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache
--report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link
--target hw
--temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link
--vivado.param project.writeIntermediateCheckpoints=1
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u50lv_gen3x4_xdma_2_202010_1 
-g 
--remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache 
--profile_kernel data:all:all:all 
--profile_kernel stall:all:all:all 
--output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int 
--log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link 
--report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link 
--config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini 
-k /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link 
--no-info 
--iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 
--messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb 
/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini
advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/scratch/ravic/Port_DDR_to_HBM/makefile 
advanced.misc BinaryName=vadd_hw 
connectivity.nk vadd:1:vadd_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.param project.writeIntermediateCheckpoints=1 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 13 Oct 2020 18:02:46
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 13 October 2020 18:03:10
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 13 October 2020 18:03:10
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 13 October 2020 18:03:10
   -----------------------
   VPL internal step: source /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/prelink.tcl
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:531
   timestamp: 13 October 2020 18:03:10
   -----------------------
   VPL internal step: create_project -part xcu50-fsvh2104-2LV-e -force prj prj
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:634
   timestamp: 13 October 2020 18:03:10
   -----------------------
   VPL internal step: add_files /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked.dcp
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:667
   timestamp: 13 October 2020 18:03:13
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:673
   timestamp: 13 October 2020 18:03:13
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:675
   timestamp: 13 October 2020 18:03:13
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:686
   timestamp: 13 October 2020 18:03:13
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1828
   timestamp: 13 October 2020 18:03:13
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1838
   timestamp: 13 October 2020 18:03:19
   -----------------------
   VPL internal step: import_files -norecurse /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/bd/ulp.bd -of_objects my_rm
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1515
   timestamp: 13 October 2020 18:03:19
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:193
   timestamp: 13 October 2020 18:03:51
   -----------------------
   VPL internal step: report locked IPs
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2476
   timestamp: 13 October 2020 18:04:33
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:221
   timestamp: 13 October 2020 18:04:33
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:238
   timestamp: 13 October 2020 18:04:35
   -----------------------
   VPL internal step: add_files /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2088
   timestamp: 13 October 2020 18:04:35
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:289
   timestamp: 13 October 2020 18:04:35
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:301
   timestamp: 13 October 2020 18:04:41
   -----------------------
   VPL internal step: source /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/postlink.tcl
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1614
   timestamp: 13 October 2020 18:04:41
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:311
   timestamp: 13 October 2020 18:04:41
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:315
   timestamp: 13 October 2020 18:04:42
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:341
   timestamp: 13 October 2020 18:04:42
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1676
   timestamp: 13 October 2020 18:06:07
   -----------------------
   VPL internal step: writing user synth clock constraints in output/ulp_ooc_copy.xdc
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1904
   timestamp: 13 October 2020 18:06:35
   -----------------------
   VPL internal step: add_files output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1908
   timestamp: 13 October 2020 18:06:35
   -----------------------
   VPL internal step: move_files [get_files /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm]
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1922
   timestamp: 13 October 2020 18:06:35
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:3612
   timestamp: 13 October 2020 18:06:35
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:3042
   timestamp: 13 October 2020 18:06:35
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 13 October 2020 18:06:35
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 13 October 2020 18:06:36
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 13 October 2020 18:06:36
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:389
   timestamp: 13 October 2020 18:06:36
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:439
   timestamp: 13 October 2020 18:06:40
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:492
   timestamp: 13 October 2020 18:06:40
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:4328
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2289
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run ulp_hmss_0_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_inst_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_init_reduce_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect3_4_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect0_2_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect2_1_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect1_0_0_synth_1
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:2312
   timestamp: 13 October 2020 18:13:03
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:562
   timestamp: 13 October 2020 18:13:03
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:743
   timestamp: 13 October 2020 19:03:21
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/.local/ocl_util.tcl:1165
   timestamp: 13 October 2020 19:03:21
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 13 Oct 2020 19:03:28
cmd: /proj/xbuilds/SWIP/2020.1_0602_1208/installs/lin64/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 13 Oct 2020 19:03:28
cmd: cf2sw -a /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/address_map.xml -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 13 Oct 2020 19:03:32
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 13 Oct 2020 19:03:32
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd --append-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50lv_gen3x4_xdma_2_202010_1 --output /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 13 Oct 2020 19:03:32
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/xclbinutil --quiet --force --info /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin.info --input /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 13 Oct 2020 19:03:33
cmd: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 13 Oct 2020 19:03:33
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 13 Oct 2020 19:03:33
output: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/system_estimate_vadd_hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 13 Oct 2020 19:03:33
