$date
  Fri May 05 18:54:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module encoder42_tb $end
$var reg 4 ! inp[3:0] $end
$var reg 2 " outp[1:0] $end
$scope module encoder $end
$var reg 4 # i[3:0] $end
$var reg 2 $ y[1:0] $end
$var reg 1 % noti2 $end
$var reg 1 & ni2andi1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b00 "
b0001 #
b00 $
1%
0&
#10000000
b0010 !
b01 "
b0010 #
b01 $
1&
#20000000
b0100 !
b10 "
b0100 #
b10 $
0%
0&
#30000000
b1000 !
b11 "
b1000 #
b11 $
1%
#40000000
b1111 !
b1111 #
0%
0&
#50000000
b0110 !
b10 "
b0110 #
b10 $
#60000000
#70000000
b0011 !
b01 "
b0011 #
b01 $
1%
1&
#80000000
