$date
	Thu Nov 20 04:00:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e1 [31:0] $end
$var wire 32 ' dbg_result_e [31:0] $end
$var wire 32 ( dbg_pc_f [31:0] $end
$var wire 32 ) dbg_instr_f [31:0] $end
$var wire 32 * dbg_instr_e1 [31:0] $end
$var wire 32 + dbg_instr_e [31:0] $end
$var wire 32 , dbg_instr_d [31:0] $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 32 / dbg_busy_vec [31:0] $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 1 1 dbg_branch_taken $end
$var wire 4 2 data_we [3:0] $end
$var wire 32 3 data_wdata [31:0] $end
$var wire 1 4 data_re $end
$var wire 32 5 data_rdata [31:0] $end
$var wire 32 6 data_addr [31:0] $end
$var reg 1 7 clk $end
$var reg 1 8 rst $end
$var integer 32 9 cycle_count [31:0] $end
$var reg 1 : debug $end
$var integer 32 ; max_cycles [31:0] $end
$var integer 32 < trace_fd [31:0] $end
$scope module dut $end
$var wire 1 = branch_taken_pre $end
$var wire 1 7 clk $end
$var wire 1 4 data_re $end
$var wire 1 1 dbg_branch_taken $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 32 > dbg_busy_vec [31:0] $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 32 ? dbg_instr_d [31:0] $end
$var wire 32 @ dbg_instr_e [31:0] $end
$var wire 32 A dbg_instr_e1 [31:0] $end
$var wire 32 B dbg_instr_f [31:0] $end
$var wire 32 C dbg_pc_f [31:0] $end
$var wire 32 D dbg_result_e [31:0] $end
$var wire 32 E dbg_result_e1 [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 F instr0_f [31:0] $end
$var wire 32 G instr1_f [31:0] $end
$var wire 32 H instr_addr [31:0] $end
$var wire 1 I is_load_ex $end
$var wire 1 J issue_slot0 $end
$var wire 1 K issue_slot1 $end
$var wire 1 8 rst $end
$var wire 1 L use_mem0 $end
$var wire 1 M use_mem1 $end
$var wire 1 N use_rs2_d $end
$var wire 1 O use_rs2_1_d $end
$var wire 1 P use_rs1_d $end
$var wire 1 Q use_rs1_1_d $end
$var wire 1 R stall_if_id $end
$var wire 1 S slot1_valid $end
$var wire 1 T slot0_valid $end
$var wire 32 U rs2_val_d_fwd [31:0] $end
$var wire 32 V rs2_val_d [31:0] $end
$var wire 32 W rs2_val1_d_fwd [31:0] $end
$var wire 32 X rs2_val1_d [31:0] $end
$var wire 5 Y rs2_d [4:0] $end
$var wire 5 Z rs2_1_d [4:0] $end
$var wire 32 [ rs1_val_d_fwd [31:0] $end
$var wire 32 \ rs1_val_d [31:0] $end
$var wire 32 ] rs1_val1_d_fwd [31:0] $end
$var wire 32 ^ rs1_val1_d [31:0] $end
$var wire 5 _ rs1_d [4:0] $end
$var wire 5 ` rs1_1_d [4:0] $end
$var wire 5 a rd_d [4:0] $end
$var wire 5 b rd1_d [4:0] $end
$var wire 1 c prod_is_load_rs2 $end
$var wire 1 d prod_is_load_rs1 $end
$var wire 32 e pc_plus8_f [31:0] $end
$var wire 32 f pc_plus4_f [31:0] $end
$var wire 32 g pc_next [31:0] $end
$var wire 32 h load_pending_vec [31:0] $end
$var wire 1 i issue_slot1_raw $end
$var wire 1 j issue_slot0_raw $end
$var wire 32 k instr_rdata1 [31:0] $end
$var wire 32 l instr_rdata [31:0] $end
$var wire 32 m instr_addr1 [31:0] $end
$var wire 32 n imm_d [31:0] $end
$var wire 32 o imm1_d [31:0] $end
$var wire 1 p hazard_rs2 $end
$var wire 1 q hazard_rs1 $end
$var wire 1 r fwd_rs2_en $end
$var wire 1 s fwd_rs1_en $end
$var wire 4 t data_we [3:0] $end
$var wire 32 u data_wdata [31:0] $end
$var wire 32 v data_rdata [31:0] $end
$var wire 32 w data_addr [31:0] $end
$var wire 28 x ctrl_d [27:0] $end
$var wire 28 y ctrl1_d [27:0] $end
$var wire 32 z busy_vec [31:0] $end
$var wire 1 { branch_taken_e $end
$var wire 1 | branch_en $end
$var wire 1 } branch_cond_safe $end
$var wire 32 ~ addr_e1 [31:0] $end
$var wire 32 !" addr_e0 [31:0] $end
$var parameter 32 "" NOP $end
$var reg 32 #" alu_result_e0 [31:0] $end
$var reg 32 $" alu_result_e1 [31:0] $end
$var reg 4 %" be_e [3:0] $end
$var reg 4 &" be_e1 [3:0] $end
$var reg 1 '" branch_cond_e $end
$var reg 32 (" branch_target_e [31:0] $end
$var reg 1 )" bubble_ex $end
$var reg 28 *" de1_ctrl [27:0] $end
$var reg 32 +" de1_imm [31:0] $end
$var reg 32 ," de1_instr [31:0] $end
$var reg 32 -" de1_pc [31:0] $end
$var reg 5 ." de1_rd [4:0] $end
$var reg 5 /" de1_rs1 [4:0] $end
$var reg 32 0" de1_rs1_val [31:0] $end
$var reg 5 1" de1_rs2 [4:0] $end
$var reg 32 2" de1_rs2_val [31:0] $end
$var reg 28 3" de_ctrl [27:0] $end
$var reg 32 4" de_imm [31:0] $end
$var reg 32 5" de_instr [31:0] $end
$var reg 32 6" de_pc [31:0] $end
$var reg 5 7" de_rd [4:0] $end
$var reg 5 8" de_rs1 [4:0] $end
$var reg 32 9" de_rs1_val [31:0] $end
$var reg 5 :" de_rs2 [4:0] $end
$var reg 32 ;" de_rs2_val [31:0] $end
$var reg 32 <" fd_instr [31:0] $end
$var reg 32 =" fd_instr1 [31:0] $end
$var reg 32 >" fd_pc [31:0] $end
$var reg 32 ?" load_data_e0 [31:0] $end
$var reg 32 @" load_data_e1 [31:0] $end
$var reg 32 A" op1_e0 [31:0] $end
$var reg 32 B" op1_e1 [31:0] $end
$var reg 32 C" op2_e0 [31:0] $end
$var reg 32 D" op2_e1 [31:0] $end
$var reg 32 E" pc_f [31:0] $end
$var reg 32 F" wb_data_e0 [31:0] $end
$var reg 32 G" wb_data_e1 [31:0] $end
$var reg 32 H" wdata_e [31:0] $end
$var reg 32 I" wdata_e1 [31:0] $end
$scope module u_decoder $end
$var wire 32 J" instr [31:0] $end
$var wire 5 K" rs2 [4:0] $end
$var wire 5 L" rs1 [4:0] $end
$var wire 5 M" rd [4:0] $end
$var wire 7 N" opcode [6:0] $end
$var wire 7 O" funct7 [6:0] $end
$var wire 3 P" funct3 [2:0] $end
$var reg 28 Q" ctrl [27:0] $end
$var reg 1 P use_rs1 $end
$var reg 1 N use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 R" instr [31:0] $end
$var wire 5 S" rs2 [4:0] $end
$var wire 5 T" rs1 [4:0] $end
$var wire 5 U" rd [4:0] $end
$var wire 7 V" opcode [6:0] $end
$var wire 7 W" funct7 [6:0] $end
$var wire 3 X" funct3 [2:0] $end
$var reg 28 Y" ctrl [27:0] $end
$var reg 1 Q use_rs1 $end
$var reg 1 O use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 Z" ex0_result [31:0] $end
$var wire 32 [" ex1_result [31:0] $end
$var wire 1 I is_load_ex0 $end
$var wire 1 \" is_load_ex1 $end
$var wire 5 ]" rd_ex0 [4:0] $end
$var wire 5 ^" rd_ex1 [4:0] $end
$var wire 1 _" reg_write_ex0 $end
$var wire 1 `" reg_write_ex1 $end
$var wire 5 a" rs1_0_id [4:0] $end
$var wire 5 b" rs1_1_id [4:0] $end
$var wire 5 c" rs2_0_id [4:0] $end
$var wire 5 d" rs2_1_id [4:0] $end
$var wire 32 e" rs2_1_reg [31:0] $end
$var wire 32 f" rs2_0_reg [31:0] $end
$var wire 32 g" rs1_1_reg [31:0] $end
$var wire 32 h" rs1_0_reg [31:0] $end
$var reg 32 i" fwd_rs1_0 [31:0] $end
$var reg 1 s fwd_rs1_0_en $end
$var reg 32 j" fwd_rs1_1 [31:0] $end
$var reg 32 k" fwd_rs2_0 [31:0] $end
$var reg 1 r fwd_rs2_0_en $end
$var reg 32 l" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 m" imm_sel [2:0] $end
$var wire 32 n" instr [31:0] $end
$var reg 32 o" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 p" imm_sel [2:0] $end
$var wire 32 q" instr [31:0] $end
$var reg 32 r" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 28 s" ctrl0 [27:0] $end
$var wire 28 t" ctrl1 [27:0] $end
$var wire 5 u" rd_0 [4:0] $end
$var wire 5 v" rd_1 [4:0] $end
$var wire 5 w" rs1_0 [4:0] $end
$var wire 5 x" rs1_1 [4:0] $end
$var wire 5 y" rs2_0 [4:0] $end
$var wire 5 z" rs2_1 [4:0] $end
$var wire 1 P use_rs1_0 $end
$var wire 1 Q use_rs1_1 $end
$var wire 1 N use_rs2_0 $end
$var wire 1 O use_rs2_1 $end
$var wire 32 {" load_pending_vec [31:0] $end
$var wire 32 |" busy_vec [31:0] $end
$var reg 1 }" branch0 $end
$var reg 1 ~" branch1 $end
$var reg 1 !# branch1_conflict $end
$var reg 1 "# hazard1 $end
$var reg 1 j issue_slot0 $end
$var reg 1 i issue_slot1 $end
$var reg 1 ## load0 $end
$var reg 1 $# load_use0 $end
$var reg 1 %# load_use_same_cycle $end
$var reg 1 &# mem0 $end
$var reg 1 '# mem1 $end
$var reg 1 (# mem_conflict $end
$var reg 1 )# raw10 $end
$var reg 1 *# rs1_0_valid $end
$var reg 1 +# rs1_1_valid $end
$var reg 1 ,# rs2_0_valid $end
$var reg 1 -# rs2_1_valid $end
$var reg 1 .# sb_load_use1 $end
$var reg 1 /# sb_raw1 $end
$var reg 1 0# sb_waw1 $end
$var reg 1 R stall_if $end
$var reg 1 1# war10 $end
$var reg 1 2# waw10 $end
$var reg 1 3# write0 $end
$var reg 1 4# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 7 clk $end
$var wire 1 I is_load0_ex $end
$var wire 1 5# is_load1_ex $end
$var wire 5 6# rd0_ex [4:0] $end
$var wire 1 7# rd0_write_en_ex $end
$var wire 5 8# rd1_ex [4:0] $end
$var wire 1 9# rd1_write_en_ex $end
$var wire 5 :# rs1_id [4:0] $end
$var wire 5 ;# rs2_id [4:0] $end
$var wire 1 8 rst $end
$var wire 1 P use_rs1_id $end
$var wire 1 N use_rs2_id $end
$var reg 32 <# busy_vec [31:0] $end
$var reg 1 q hazard_rs1 $end
$var reg 1 p hazard_rs2 $end
$var reg 32 =# load_pending_vec [31:0] $end
$var reg 1 d producer_is_load_rs1 $end
$var reg 1 c producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ># i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ?# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 7 clk $end
$var wire 5 @# raddr0_1 [4:0] $end
$var wire 5 A# raddr0_2 [4:0] $end
$var wire 5 B# raddr1_1 [4:0] $end
$var wire 5 C# raddr1_2 [4:0] $end
$var wire 1 8 rst $end
$var wire 5 D# waddr0 [4:0] $end
$var wire 5 E# waddr1 [4:0] $end
$var wire 32 F# wdata0 [31:0] $end
$var wire 32 G# wdata1 [31:0] $end
$var wire 1 H# we0 $end
$var wire 1 I# we1 $end
$var wire 32 J# rdata1_2 [31:0] $end
$var wire 32 K# rdata1_1 [31:0] $end
$var wire 32 L# rdata0_2 [31:0] $end
$var wire 32 M# rdata0_1 [31:0] $end
$var integer 32 N# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 O# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 P# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 Q# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 R# h [15:0] $end
$upscope $end
$scope begin $unm_blk_55 $end
$var reg 8 S# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_56 $end
$var reg 8 T# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_57 $end
$var reg 16 U# h1 [15:0] $end
$upscope $end
$scope begin $unm_blk_58 $end
$var reg 16 V# h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 7 clk $end
$var wire 32 W# data_addr [31:0] $end
$var wire 1 4 data_re $end
$var wire 32 X# data_wdata [31:0] $end
$var wire 4 Y# data_we [3:0] $end
$var wire 32 Z# instr_addr [31:0] $end
$var wire 32 [# instr_addr1 [31:0] $end
$var wire 32 \# instr_rdata [31:0] $end
$var wire 32 ]# instr_rdata1 [31:0] $end
$var parameter 32 ^# MEM_WORDS $end
$var reg 32 _# data_rdata [31:0] $end
$var integer 32 `# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 ^#
b10011 ""
$end
#0
$dumpvars
b100000000000 `#
b0 _#
bx ]#
bx \#
bx [#
bx Z#
b0 Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
xI#
xH#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
b100000 ?#
b100000 >#
b0 =#
b0 <#
bx ;#
bx :#
x9#
bx 8#
x7#
bx 6#
x5#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
x+#
x*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
b0 |"
b0 {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
b1000000000000000000000 t"
b1000000000000000000000 s"
bx r"
bx q"
b0 p"
bx o"
bx n"
b0 m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
x`"
x_"
bx ^"
bx ]"
x\"
bx ["
bx Z"
b1000000000000000000000 Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
b1000000000000000000000 Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
b0 @"
b0 ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
x)"
bx ("
x'"
b0 &"
b0 %"
bx $"
bx #"
bx !"
bx ~
0}
0|
0{
b0 z
b1000000000000000000000 y
b1000000000000000000000 x
bx w
b0 v
bx u
b0 t
0s
0r
xq
0p
bx o
bx n
bx m
bx l
bx k
1j
1i
b0 h
bx g
bx f
bx e
xd
0c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
xT
xS
0R
1Q
1P
0O
0N
xM
xL
xK
1J
xI
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
b0 >
0=
b10000000000000000000000000000011 <
b11001000 ;
0:
b0 9
18
07
bx 6
b0 5
x4
bx 3
b0 2
01
x0
b0 /
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0I#
b0 W
b0 l"
b0 ]
b0 j"
b0 U
b0 k"
b0 [
b0 i"
b0 3
b0 u
b0 X#
0M
04
b1000000000000001000000 y
b1000000000000001000000 Y"
b1000000000000001000000 t"
b0 ^
b0 g"
b0 K#
b0 X
b0 e"
b0 J#
b1000000000000001000000 x
b1000000000000001000000 Q"
b1000000000000001000000 s"
b0 \
b0 h"
b0 M#
b0 V
b0 f"
b0 L#
0+#
0*#
1i
b100 g
b0 6
b0 w
b0 W#
0d
0q
05#
0\"
0I
0L
0K
b10011 V"
b0 X"
b0 W"
b0 `
b0 T"
b0 b"
b0 x"
b0 B#
b0 Z
b0 S"
b0 d"
b0 z"
b0 C#
b0 b
b0 U"
b0 v"
b0 o
b0 r"
b10011 N"
b0 P"
b0 O"
b0 _
b0 L"
b0 a"
b0 w"
b0 :#
b0 @#
b0 Y
b0 K"
b0 c"
b0 y"
b0 ;#
b0 A#
b0 a
b0 M"
b0 u"
b0 n
b0 o"
b100001000000100110011 G
b100001000000100110011 !
b100001000000100110011 k
b100001000000100110011 ]#
b100000000000010010011 )
b100000000000010010011 B
b100000000000010010011 F
b100000000000010010011 "
b100000000000010010011 l
b100000000000010010011 \#
b0 I"
b0 S#
b0 D"
09#
0`"
b0 B"
b100000 ?#
b100000 >#
b0 O#
b0 H"
b0 C"
0H#
07#
0_"
b0 ("
b0 A"
0S
b10011 ="
b10011 R"
b10011 q"
0T
b10011 ,
b10011 ?
b10011 <"
b10011 J"
b10011 n"
b0 >"
b100 #
b100 m
b100 [#
b100 f
b1000 e
b0 (
b0 C
b0 $
b0 H
b0 Z#
b0 E"
b0 ~
b0 +"
b0 2"
b0 0"
b0 ."
b0 ^"
b0 8#
b0 E#
b0 1"
b0 /"
b0 *"
b10011 *
b10011 A
b10011 ,"
b0 -"
b0 !"
b0 4"
b0 ;"
b0 9"
b0 7"
b0 ]"
b0 6#
b0 D#
b0 :"
b0 8"
b0 3"
b10011 +
b10011 @
b10011 5"
b0 6"
b100000 N#
17
#10000
07
#15000
b100000 N#
17
#20000
07
#25000
b100000 N#
17
#30000
07
#35000
b100000 N#
17
#40000
07
#45000
1-#
1O
b1000000 y
b1000000 Y"
b1000000 t"
1"#
1)#
1+#
14#
13#
0i
b1000 g
b100000 ?#
b100000 >#
0K
b110011 V"
b1 `
b1 T"
b1 b"
b1 x"
b1 B#
b1 Z
b1 S"
b1 d"
b1 z"
b1 C#
b10 b
b10 U"
b10 v"
b1 o
b1 r"
b1 Y
b1 K"
b1 c"
b1 y"
b1 ;#
b1 A#
b1 a
b1 M"
b1 u"
b1 n
b1 o"
b100010000001001100011 G
b100010000001001100011 !
b100010000001001100011 k
b100010000001001100011 ]#
b100001000000100110011 )
b100001000000100110011 B
b100001000000100110011 F
b100001000000100110011 "
b100001000000100110011 l
b100001000000100110011 \#
1H#
17#
1_"
1S
b100001000000100110011 ="
b100001000000100110011 R"
b100001000000100110011 q"
1T
b100000000000010010011 ,
b100000000000010010011 ?
b100000000000010010011 <"
b100000000000010010011 J"
b100000000000010010011 n"
b1000 #
b1000 m
b1000 [#
b1000 f
b1100 e
b100 (
b100 C
b100 $
b100 H
b100 Z#
b100 E"
b1000000000000001000000 3"
08
17
#50000
07
#55000
b100 o
b100 r"
b10 p"
1p
1!#
1,#
04#
1~"
1O
b100000000000010000000000000 y
b100000000000010000000000000 Y"
b100000000000010000000000000 t"
1N
b1000000 x
b1000000 Q"
b1000000 s"
1/#
1)#
1*#
b1100 g
b1 C"
bx W
bx l"
1-
1r
bx U
bx k"
1.
1s
bx [
bx i"
b10 /
b10 >
b10 z
b10 |"
b10 <#
b100000 ?#
1q
b100000 >#
b1 ("
b1100011 V"
b10 `
b10 T"
b10 b"
b10 x"
b10 B#
b100 b
b100 U"
b100 v"
b110011 N"
b1 _
b1 L"
b1 a"
b1 w"
b1 :#
b1 @#
b10 a
b10 M"
b10 u"
b110010011 G
b110010011 !
b110010011 k
b110010011 ]#
b100010000001001100011 )
b100010000001001100011 B
b100010000001001100011 F
b100010000001001100011 "
b100010000001001100011 l
b100010000001001100011 \#
b1 !"
b1 4"
b1 7"
b1 ]"
b1 6#
b1 D#
b1 :"
b100000000000010010011 +
b100000000000010010011 @
b100000000000010010011 5"
b100010000001001100011 ="
b100010000001001100011 R"
b100010000001001100011 q"
b100001000000100110011 ,
b100001000000100110011 ?
b100001000000100110011 <"
b100001000000100110011 J"
b100001000000100110011 n"
b100 >"
b1100 #
b1100 m
b1100 [#
b1100 f
b10000 e
b1000 (
b1000 C
b1000 $
b1000 H
b1000 Z#
b1000 E"
b1 9
17
#60000
07
#65000
1K
b100 n
b100 o"
b0 p"
b10 m"
1i
0"#
0!#
14#
03#
0~"
1}"
0O
b1000000000000001000000 y
b1000000000000001000000 Y"
b1000000000000001000000 t"
1N
b100000000000010000000000000 x
b100000000000010000000000000 Q"
b100000000000010000000000000 s"
b10100 g
0/#
0)#
0-#
0+#
bx V
bx f"
bx L#
b10011 V"
b0 `
b0 T"
b0 b"
b0 x"
b0 B#
b0 Z
b0 S"
b0 d"
b0 z"
b0 C#
b11 b
b11 U"
b11 v"
b0 o
b0 r"
b1100011 N"
b10 _
b10 L"
b10 a"
b10 w"
b10 :#
b10 @#
b100 a
b100 M"
b100 u"
b10010000010000011 G
b10010000010000011 !
b10010000010000011 k
b10010000010000011 ]#
b110010011 )
b110010011 B
b110010011 F
b110010011 "
b110010011 l
b110010011 \#
b0 ]
b0 j"
b0 W
b0 l"
0-
0r
1.
1s
bx U
bx k"
bx [
bx i"
b100 /
b100 >
b100 z
b100 |"
b100 <#
b100000 ?#
0p
1q
b100000 >#
bx ?"
bx O#
bx H"
bx C"
b101 ("
bx A"
b110010011 ="
b110010011 R"
b110010011 q"
b100010000001001100011 ,
b100010000001001100011 ?
b100010000001001100011 <"
b100010000001001100011 J"
b100010000001001100011 n"
b1000 >"
b10000 #
b10000 m
b10000 [#
b10000 f
b10100 e
b1100 (
b1100 C
b1100 $
b1100 H
b1100 Z#
b1100 E"
bx ;"
bx !"
bx 9"
b10 7"
b10 ]"
b10 6#
b10 D#
b1 8"
b1000000 3"
b100001000000100110011 +
b100001000000100110011 @
b100001000000100110011 5"
b100 6"
b10 9
17
#70000
07
#75000
1I#
13#
0}"
1'#
b0 m"
bx ]
bx j"
b0 U
b0 k"
b0 [
b0 i"
b1000000000100101010000 y
b1000000000100101010000 Y"
b1000000000100101010000 t"
bx ^
bx g"
bx K#
0N
b1000000000000001000000 x
b1000000000000001000000 Q"
b1000000000000001000000 s"
b0 V
b0 f"
b0 L#
1+#
0,#
0*#
1i
b11100 g
19#
1`"
0.
0s
b1000 /
b1000 >
b1000 z
b1000 |"
b1000 <#
b100000 ?#
0q
b100000 >#
bx ?"
0H#
07#
0_"
1|
b1100 ("
b11 V"
b10 X"
b10 `
b10 T"
b10 b"
b10 x"
b10 B#
b1 b
b1 U"
b1 v"
b10011 N"
b0 _
b0 L"
b0 a"
b0 w"
b0 :#
b0 @#
b0 Y
b0 K"
b0 c"
b0 y"
b0 ;#
b0 A#
b11 a
b11 M"
b11 u"
b0 n
b0 o"
b100000000000001110011 G
b100000000000001110011 !
b100000000000001110011 k
b100000000000001110011 ]#
b100001000001010110011 )
b100001000001010110011 B
b100001000001010110011 F
b100001000001010110011 "
b100001000001010110011 l
b100001000001010110011 \#
b0 \
b0 h"
b0 M#
b11 ."
b11 ^"
b11 8#
b11 E#
b1000000000000001000000 *"
b110010011 *
b110010011 A
b110010011 ,"
b1100 -"
b100 4"
b100 7"
b100 ]"
b100 6#
b100 D#
b10 8"
b100000000000010000000000000 3"
b100010000001001100011 +
b100010000001001100011 @
b100010000001001100011 5"
b1000 6"
b10010000010000011 ="
b10010000010000011 R"
b10010000010000011 q"
b110010011 ,
b110010011 ?
b110010011 <"
b110010011 J"
b110010011 n"
b1100 >"
b11000 #
b11000 m
b11000 [#
b11000 f
b11100 e
b10100 (
b10100 C
b10100 $
b10100 H
b10100 Z#
b10100 E"
b11 9
17
#80000
07
#85000
0K
bx @"
bx 5
bx v
bx _#
0J
14
bx 6
bx w
bx W#
1c
1p
bx W
bx l"
b0 ]
b0 j"
bx U
bx k"
bx [
bx i"
1%
1R
1$#
1,#
0'#
1M
0Q
b1000000000000000000010 y
b1000000000000000000010 Y"
b1000000000000000000010 t"
b0 ^
b0 g"
b0 K#
bx X
bx e"
bx J#
1N
b1000000 x
b1000000 Q"
b1000000 s"
bx \
bx h"
bx M#
bx V
bx f"
bx L#
b10 h
b10 {"
b10 =#
1d
1q
b100000 g
15#
1\"
0+#
1*#
04#
1i
b1110011 V"
b0 X"
b0 `
b0 T"
b0 b"
b0 x"
b0 B#
b1 Z
b1 S"
b1 d"
b1 z"
b1 C#
b0 b
b0 U"
b0 v"
b1 o
b1 r"
b110011 N"
b1 _
b1 L"
b1 a"
b1 w"
b1 :#
b1 @#
b1 Y
b1 K"
b1 c"
b1 y"
b1 ;#
b1 A#
b101 a
b101 M"
b101 u"
b1 n
b1 o"
b0 G
b0 !
b0 k
b0 ]#
b0 )
b0 B
b0 F
b0 "
b0 l
b0 \#
bx B"
b1010 /
b1010 >
b1010 z
b1010 |"
b1010 <#
b100000 ?#
b100000 >#
bx O#
bx ?"
b0 H"
b0 C"
1H#
17#
1_"
0|
bx &
bx E
bx G"
bx ["
bx G#
b0 A"
b100000000000001110011 ="
b100000000000001110011 R"
b100000000000001110011 q"
b100001000001010110011 ,
b100001000001010110011 ?
b100001000001010110011 <"
b100001000001010110011 J"
b100001000001010110011 n"
b10100 >"
b100000 #
b100000 m
b100000 [#
b100000 f
b100100 e
b11100 (
b11100 C
b11100 $
b11100 H
b11100 Z#
b11100 E"
bx ~
bx 0"
b1 ."
b1 ^"
b1 8#
b1 E#
b10 /"
b1000000000100101010000 *"
b10010000010000011 *
b10010000010000011 A
b10010000010000011 ,"
b10000 -"
b0 4"
b0 ;"
b0 !"
b0 9"
b11 7"
b11 ]"
b11 6#
b11 D#
b0 :"
b0 8"
b1000000000000001000000 3"
b110010011 +
b110010011 @
b110010011 5"
b1100 6"
b100 9
17
#90000
07
#95000
b100100 g
0I#
1K
b0 @"
b0 O#
b0 ?"
1J
b0 5
b0 v
b0 _#
0M
04
b0 6
b0 w
b0 W#
05#
0\"
0$#
0%
0R
1i
b0 S#
09#
0`"
b0 B"
b0 h
b0 {"
b0 =#
b0 /
b0 >
b0 z
b0 |"
b0 <#
b100000 ?#
0c
0d
0p
0q
b100000 >#
0H#
07#
0_"
b0 ("
b0 ~
b0 0"
b0 ."
b0 ^"
b0 8#
b0 E#
b0 /"
b0 *"
b10011 *
b10011 A
b10011 ,"
b0 -"
b0 7"
b0 ]"
b0 6#
b0 D#
b0 3"
b10011 +
b10011 @
b10011 5"
b0 6"
b101 9
17
#100000
07
#105000
b0 W
b0 l"
b0 U
b0 k"
b0 [
b0 i"
1Q
b1000000000000000000000 y
b1000000000000000000000 Y"
b1000000000000000000000 t"
b0 X
b0 e"
b0 J#
0N
b1000000000000000000000 x
b1000000000000000000000 Q"
b1000000000000000000000 s"
b0 \
b0 h"
b0 M#
b0 V
b0 f"
b0 L#
b101100 g
0,#
0*#
03#
1i
b0 V"
b0 Z
b0 S"
b0 d"
b0 z"
b0 C#
b0 o
b0 r"
b0 N"
b0 _
b0 L"
b0 a"
b0 w"
b0 :#
b0 @#
b0 Y
b0 K"
b0 c"
b0 y"
b0 ;#
b0 A#
b0 a
b0 M"
b0 u"
b0 n
b0 o"
bx I"
b1 D"
b100000 /
b100000 >
b100000 z
b100000 |"
b100000 <#
b100000 ?#
b100000 >#
bx ?"
bx O#
bx H"
bx C"
1H#
17#
1_"
b10101 ("
bx A"
b0 ="
b0 R"
b0 q"
b0 ,
b0 ?
b0 <"
b0 J"
b0 n"
b11100 >"
b101000 #
b101000 m
b101000 [#
b101000 f
b101100 e
b100100 (
b100100 C
b100100 $
b100100 H
b100100 Z#
b100100 E"
b1 ~
b1 +"
bx 2"
b1 1"
b1000000000000000000010 *"
b100000000000001110011 *
b100000000000001110011 A
b100000000000001110011 ,"
b11000 -"
b1 4"
bx ;"
bx !"
bx 9"
b101 7"
b101 ]"
b101 6#
b101 D#
b1 :"
b1 8"
b1000000 3"
b100001000001010110011 +
b100001000001010110011 @
b100001000001010110011 5"
b10100 6"
b110 9
17
#110000
07
#115000
1i
b110100 g
b0 I"
b0 D"
b0 /
b0 >
b0 z
b0 |"
b0 <#
b100000 ?#
b100000 >#
b0 O#
b0 ?"
b0 H"
b0 C"
0H#
07#
0_"
b11100 ("
b0 A"
b0 ~
b0 +"
b0 2"
b0 1"
b1000000000000000000000 *"
b0 *
b0 A
b0 ,"
b100000 -"
b0 4"
b0 ;"
b0 !"
b0 9"
b0 7"
b0 ]"
b0 6#
b0 D#
b0 :"
b0 8"
b1000000000000000000000 3"
b0 +
b0 @
b0 5"
b11100 6"
b100100 >"
b110000 #
b110000 m
b110000 [#
b110000 f
b110100 e
b101100 (
b101100 C
b101100 $
b101100 H
b101100 Z#
b101100 E"
b111 9
17
