
---------- Begin Simulation Statistics ----------
simSeconds                                   3.108632                       # Number of seconds simulated (Second)
simTicks                                 3108631549000                       # Number of ticks simulated (Tick)
finalTick                                3108631549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4855.11                       # Real time elapsed on the host (Second)
hostTickRate                                640279769                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405225968                       # Number of bytes of host memory used (Byte)
simInsts                                   1272113220                       # Number of instructions simulated (Count)
simOps                                     1272113220                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   262015                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     262015                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3108631549                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.443675                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.409220                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          384      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3390      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3231      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           68      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     70018824     95.88%     95.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3002832      4.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           77      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       73028806                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          662     11.65%     11.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          543      9.55%     21.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           26      0.46%     21.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3717     65.41%     87.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          728     12.81%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            4      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5683                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          380     12.84%     12.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%     12.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          227      7.67%     20.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.95%     21.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2125     71.81%     93.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          173      5.85%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           26      0.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2959                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          380      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2728      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2687      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     70015106     95.88%     95.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002102      4.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     73023118                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          380     12.84%     12.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%     12.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          227      7.67%     20.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.95%     21.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2125     71.81%     93.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          173      5.85%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           26      0.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2959                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1498     99.93%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            1      0.07%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1499                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          380     26.03%     26.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%     26.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          227     15.55%     41.58% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.92%     43.49% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          627     42.95%     86.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          173     11.85%     98.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.71%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1460                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14071      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     73011297     99.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3390      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     73028806                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2074     80.42%     80.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          503     19.50%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2579                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          70019208                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     70008023                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2959                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            755                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             73028806                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2022                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                73015970                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999824                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1027                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             145                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          384      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3390      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3231      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           68      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     70018824     95.88%     95.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3002832      4.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           77      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     73028806                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          384      2.99%      2.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3390     26.41%     29.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          580      4.52%     33.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           68      0.53%     34.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7694     59.94%     94.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          643      5.01%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           77      0.60%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12836                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          227     11.23%     11.23% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.23% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1622     80.22%     91.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          173      8.56%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2022                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          227     11.23%     11.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1622     80.22%     91.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          173      8.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2022                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          145                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           97                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          199                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3961                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3959                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1231                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2728                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2728                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1272113220                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1272113220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.443675                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.409220                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          591      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    783075942     61.56%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          536      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000724      2.36%     63.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000363      0.24%     64.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3000909      0.24%     64.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000394      1.57%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          424      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197017865     15.49%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     92013036      7.23%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98001752      7.70%     96.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000543      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1272113220                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      227917899                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         227917899                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     227917899                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        227917899                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    119000424                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       119000424                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    119000424                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      119000424                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2432261870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2432261870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2432261870000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2432261870000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    346918323                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     346918323                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    346918323                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    346918323                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.343021                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.343021                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.343021                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.343021                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 20439.102553                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 20439.102553                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 20439.102553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 20439.102553                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     49999730                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          49999730                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6000113                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6000113                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6000113                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6000113                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2221920989000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2221920989000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2221920989000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2221920989000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.325726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.325726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.325726                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.325726                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19662.963485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19662.963485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19662.963485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19662.963485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              112999287                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    144904592                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       144904592                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1269000841000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1269000841000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    208904745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    208904745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.306360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.306360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 19828.090739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 19828.090739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1205000665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1205000665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.306360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.306360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 18828.090968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 18828.090968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     83013307                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       83013307                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     55000271                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     55000271                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1163261029000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1163261029000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    138013578                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    138013578                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 21150.096315                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 21150.096315                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6000111                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6000111                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1016920324000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1016920324000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 20753.408234                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 20753.408234                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.992747                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340918210                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          113000311                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.016967                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              584000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.992747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          503                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        11214386647                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       11214386647                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         7784                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           780095027                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56003356                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295024882                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         138016235                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      238150063                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         238150063                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     238150063                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        238150063                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          442                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             442                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          442                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            442                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     18725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     18725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     18725000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     18725000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    238150505                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     238150505                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    238150505                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    238150505                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 42364.253394                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42364.253394                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 42364.253394                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42364.253394                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          442                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          442                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          442                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          442                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 41364.253394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 41364.253394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 41364.253394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 41364.253394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     14                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    238150063                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       238150063                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          442                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           442                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     18725000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     18725000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    238150505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    238150505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 42364.253394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42364.253394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          442                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          442                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 41364.253394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 41364.253394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           339.039794                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            238150505                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                442                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           538802.047511                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              173000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   339.039794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.662187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.662187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          428                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          380                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.835938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1905204482                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1905204482                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1272113220                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1272113220                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   381                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             64000593                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty      149999038                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          410259130                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq           228268118                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              442                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        64000151                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          898                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    338999909                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                339000807                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        28288                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  10432002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               10432030912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         675526985                       # Total snoops (Count)
system.l2bus.snoopTraffic                  6399955712                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           788527738                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000093                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.009643                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 788454407     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     73329      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         2      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             788527738                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         325999514000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1326000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        339000933000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       226000054                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    112999303                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             73325                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        73323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               358                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data         103910460                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total            103910818                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              358                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data        103910460                       # number of overall hits (Count)
system.l2cache.overallHits::total           103910818                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst              84                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         9089851                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            9089935                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst             84                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        9089851                       # number of overall misses (Count)
system.l2cache.overallMisses::total           9089935                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     13919000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 1032257049000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  1032270968000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     13919000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 1032257049000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 1032270968000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           442                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     113000311                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        113000753                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          442                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    113000311                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       113000753                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.190045                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.080441                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.080441                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.190045                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.080441                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.080441                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 165702.380952                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 113561.492812                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 113561.974646                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 165702.380952                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 113561.492812                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 113561.974646                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        49999686                       # number of writebacks (Count)
system.l2cache.writebacks::total             49999686                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            15                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data       5652163                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total          5652178                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           15                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data      5652163                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total         5652178                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst           69                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      3437688                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        3437757                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst           69                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      3437688                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher    213273037                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     216710794                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     12573000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 617546564000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 617559137000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     12573000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 617546564000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 31025932740871                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 31643491877871                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.156109                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.030422                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.030422                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.156109                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.030422                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.917782                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 182217.391304                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 179640.084848                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 179640.136577                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 182217.391304                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 179640.084848                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 145475.176690                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 146017.147064                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 216635169                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           10                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           10                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher    213273037                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total    213273037                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 31025932740871                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 31025932740871                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 145475.176690                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 145475.176690                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          358                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           358                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst           84                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total           84                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     13919000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     13919000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.190045                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.190045                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 165702.380952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 165702.380952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst           69                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total           69                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     12573000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     12573000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.156109                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.156109                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 182217.391304                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 182217.391304                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data      44415258                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         44415258                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      4584902                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        4584902                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 504317384000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 504317384000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.093569                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.093569                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 109995.237412                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 109995.237412                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data      3147311                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total      3147311                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data      1437591                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1437591                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 263904954000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 263904954000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.029338                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.029338                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 183574.433897                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 183574.433897                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data     59495202                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     59495202                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      4504949                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      4504949                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data 527939665000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 527939665000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.070390                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.070390                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 117191.041452                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 117191.041452                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data      2504852                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total      2504852                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      2000097                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      2000097                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 353641610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 353641610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.031251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.031251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 176812.229607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 176812.229607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     49999730                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     49999730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      3437757                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued          829495028                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused          103636500                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful          103910817                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.125270                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.967976                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache      249551770                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR       366670221                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate            616221991                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified      833755515                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit         3681592                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand       578763                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage         70250501                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage     67772109                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.888004                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               433549360                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             216639265                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.001250                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 130000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.000214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     3.676462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   119.123824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  3973.087505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.029083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.969992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3942                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          154                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              51                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            2462                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1429                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              10                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              66                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              16                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4              62                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.962402                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.037598                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            2024639665                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           2024639665                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp            215201664                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       99999308                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          347258677                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             1437591                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            1437591                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq       215201664                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port    154941149                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port    165000359                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port    164970927                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port    165000361                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total    649912796                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port   3401422848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port   5024037568                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port   3615394624                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port   5024037184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total  17064892224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                         230623699                       # Total snoops (Count)
system.l3bus.snoopTraffic                  3199975808                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           663897240                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.347379                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.476137                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 433273541     65.26%     65.26% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                 230623699     34.74%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             663897240                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy         155189812851                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy         181397416160                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy         158396359988                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy         181930102761                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.1                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        433278510000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l3cache0.demandMisses::cpu.inst             23                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data          93761                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::l2cache.prefetcher     51553717                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total          51647501                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst            23                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data         93761                       # number of overall misses (Count)
system.l3cache0.overallMisses::l2cache.prefetcher     51553717                       # number of overall misses (Count)
system.l3cache0.overallMisses::total         51647501                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst      3753000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data  15926546000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::l2cache.prefetcher 7612773001372                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 7628703300372                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst      3753000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data  15926546000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::l2cache.prefetcher 7612773001372                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 7628703300372                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst           23                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data        93761                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::l2cache.prefetcher     51553717                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total        51647501                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst           23                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data        93761                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::l2cache.prefetcher     51553717                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total       51647501                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst 163173.913043                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 169863.226715                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::l2cache.prefetcher 147666.811326                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 147707.113658                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst 163173.913043                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 169863.226715                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::l2cache.prefetcher 147666.811326                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 147707.113658                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks        1499667                       # number of writebacks (Count)
system.l3cache0.writebacks::total             1499667                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst           23                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data        93761                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::l2cache.prefetcher     51553717                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total      51647501                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst           23                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data        93761                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::l2cache.prefetcher     51553717                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total     51647501                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst      3293000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data  14051326000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::l2cache.prefetcher 6581698661372                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 6595753280372                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst      3293000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data  14051326000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::l2cache.prefetcher 6581698661372                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 6595753280372                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst 143173.913043                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 149863.226715                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::l2cache.prefetcher 127666.811326                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 127707.113658                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst 143173.913043                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 149863.226715                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::l2cache.prefetcher 127666.811326                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 127707.113658                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                 53144164                       # number of replacements (Count)
system.l3cache0.CleanEvict.mshrMisses::writebacks      5571763                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMisses::total      5571763                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.ReadExReq.misses::cpu.data        93758                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total         93758                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data  15926025000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total  15926025000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data        93758                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total        93758                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 169863.105015                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 169863.105015                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data        93758                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total        93758                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data  14050865000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total  14050865000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 149863.105015                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 149863.105015                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.misses::cpu.inst           23                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data            3                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::l2cache.prefetcher     51553717                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total     51553743                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst      3753000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data       521000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::l2cache.prefetcher 7612773001372                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total 7612777275372                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst           23                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::l2cache.prefetcher     51553717                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total     51553743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst 163173.913043                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data 173666.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::l2cache.prefetcher 147666.811326                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 147666.819757                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst           23                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::l2cache.prefetcher     51553717                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total     51553743                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst      3293000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data       461000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6581698661372                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total 6581702415372                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst 143173.913043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data 153666.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 127666.811326                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 127666.819757                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks      1499731                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total      1499731                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks      1499731                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total      1499731                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.887681                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs               97721885                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs             53146212                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 1.838737                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                124000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::writebacks   141.929575                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.inst     3.675384                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data    60.327206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::l2cache.prefetcher  1841.955517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::writebacks     0.017325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.000449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.007364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::l2cache.prefetcher     0.224848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1022         1917                       # Occupied blocks per task id (Count)
system.l3cache0.tags.occupanciesTaskId::1024          131                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1022::0             11                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::1            482                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::2           1424                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::0              2                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1              5                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::4            124                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1022     0.234009                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.ratioOccsTaskId::1024     0.015991                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses           1705844580                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses          1705844580                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandMisses::cpu.inst             16                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data        3343844                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::l2cache.prefetcher     51656634                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total          55000494                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst            16                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data       3343844                       # number of overall misses (Count)
system.l3cache1.overallMisses::l2cache.prefetcher     51656634                       # number of overall misses (Count)
system.l3cache1.overallMisses::total         55000494                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst      2735000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data 577536513999                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::l2cache.prefetcher 7289103771777                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 7866643020776                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst      2735000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data 577536513999                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::l2cache.prefetcher 7289103771777                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 7866643020776                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst           16                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data      3343844                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::l2cache.prefetcher     51656634                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total        55000494                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst           16                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data      3343844                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::l2cache.prefetcher     51656634                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total       55000494                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst 170937.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 172716.345021                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::l2cache.prefetcher 141106.828056                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 143028.588448                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst 170937.500000                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 172716.345021                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::l2cache.prefetcher 141106.828056                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 143028.588448                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks       23500093                       # number of writebacks (Count)
system.l3cache1.writebacks::total            23500093                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst           16                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data      3343844                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::l2cache.prefetcher     51656634                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total      55000494                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst           16                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data      3343844                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::l2cache.prefetcher     51656634                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total     55000494                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst      2415000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data 510659633999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::l2cache.prefetcher 6255971091777                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 6766633140776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst      2415000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data 510659633999                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::l2cache.prefetcher 6255971091777                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 6766633140776                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst 150937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 152716.345021                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::l2cache.prefetcher 121106.828056                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 123028.588448                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst 150937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 152716.345021                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::l2cache.prefetcher 121106.828056                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 123028.588448                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                 60496024                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks      5500165                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total      5500165                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.misses::cpu.data      1343813                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total       1343813                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data 237905636999                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total 237905636999                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data      1343813                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total      1343813                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data 177037.755252                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total 177037.755252                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data      1343813                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total      1343813                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data 211029376999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total 211029376999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data 157037.755252                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total 157037.755252                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.misses::cpu.inst           16                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data      2000031                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::l2cache.prefetcher     51656634                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total     53656681                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst      2735000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data 339630877000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::l2cache.prefetcher 7289103771777                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 7628737383777                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst           16                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data      2000031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::l2cache.prefetcher     51656634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total     53656681                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst 170937.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 169812.806402                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::l2cache.prefetcher 141106.828056                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 142176.840639                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst           16                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data      2000031                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::l2cache.prefetcher     51656634                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total     53656681                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst      2415000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data 299630257000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6255971091777                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 6555603763777                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst 150937.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 149812.806402                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 121106.828056                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 122176.840639                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.887869                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs              104499700                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs             60498072                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 1.727323                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                119000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::writebacks   160.569961                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.inst     0.000545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data   112.760330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::l2cache.prefetcher  1774.557034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::writebacks     0.019601                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.013765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::l2cache.prefetcher     0.216621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1022         1912                       # Occupied blocks per task id (Count)
system.l3cache1.tags.occupanciesTaskId::1024          136                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1022::0             14                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::1            705                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::2           1193                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1             53                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::2             80                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1022     0.233398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.ratioOccsTaskId::1024     0.016602                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses           1820495912                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses          1820495912                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandMisses::cpu.inst             16                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data              9                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::l2cache.prefetcher     54990742                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total          54990767                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst            16                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data             9                       # number of overall misses (Count)
system.l3cache2.overallMisses::l2cache.prefetcher     54990742                       # number of overall misses (Count)
system.l3cache2.overallMisses::total         54990767                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst      3304000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data      1359000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::l2cache.prefetcher 7952631468093                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 7952636131093                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst      3304000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data      1359000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::l2cache.prefetcher 7952631468093                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 7952636131093                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst           16                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data            9                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::l2cache.prefetcher     54990742                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total        54990767                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst           16                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data            9                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::l2cache.prefetcher     54990742                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total       54990767                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst       206500                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data       151000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::l2cache.prefetcher 144617.642513                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 144617.661563                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst       206500                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data       151000                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::l2cache.prefetcher 144617.642513                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 144617.661563                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks        1499774                       # number of writebacks (Count)
system.l3cache2.writebacks::total             1499774                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst           16                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data            9                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::l2cache.prefetcher     54990742                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total      54990767                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst           16                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data            9                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::l2cache.prefetcher     54990742                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total     54990767                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst      2984000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data      1179000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::l2cache.prefetcher 6852816628093                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 6852820791093                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst      2984000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data      1179000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::l2cache.prefetcher 6852816628093                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 6852820791093                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst       186500                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data       131000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::l2cache.prefetcher 124617.642513                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 124617.661563                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst       186500                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data       131000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::l2cache.prefetcher 124617.642513                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 124617.661563                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                 56487473                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks      5943226                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total      5943226                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.misses::cpu.data            4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total             4                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data       631000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total       631000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data       157750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total       157750                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total            4                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data       551000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total       551000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data       137750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total       137750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.misses::cpu.inst           16                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data            5                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::l2cache.prefetcher     54990742                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total     54990763                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst      3304000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data       728000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::l2cache.prefetcher 7952631468093                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total 7952635500093                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst           16                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::l2cache.prefetcher     54990742                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total     54990763                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst       206500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data       145600                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::l2cache.prefetcher 144617.642513                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 144617.660608                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst           16                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::l2cache.prefetcher     54990742                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total     54990763                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst      2984000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data       628000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6852816628093                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total 6852820240093                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst       186500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data       125600                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 124617.642513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 124617.660608                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks      1499774                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total      1499774                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks      1499774                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total      1499774                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.887738                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs              104036934                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs             56489521                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 1.841703                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                109000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::writebacks    83.134267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.inst     0.000475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data     0.000312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::l2cache.prefetcher  1964.752684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::writebacks     0.010148                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::l2cache.prefetcher     0.239838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1022         2043                       # Occupied blocks per task id (Count)
system.l3cache2.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1022::0             10                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::1            517                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::2           1516                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::0              4                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1              1                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1022     0.249390                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.ratioOccsTaskId::1024     0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses           1816172081                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses          1816172081                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandMisses::cpu.inst             14                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data             74                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::l2cache.prefetcher     55000405                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total          55000493                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst            14                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data            74                       # number of overall misses (Count)
system.l3cache3.overallMisses::l2cache.prefetcher     55000405                       # number of overall misses (Count)
system.l3cache3.overallMisses::total         55000493                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst      2296000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data     10723999                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::l2cache.prefetcher 7939373242894                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 7939386262893                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst      2296000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data     10723999                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::l2cache.prefetcher 7939373242894                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 7939386262893                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst           14                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data           74                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::l2cache.prefetcher     55000405                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total        55000493                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst           14                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data           74                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::l2cache.prefetcher     55000405                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total       55000493                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst       164000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data 144918.905405                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::l2cache.prefetcher 144351.177830                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 144351.183596                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst       164000                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data 144918.905405                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::l2cache.prefetcher 144351.177830                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 144351.183596                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks       23500088                       # number of writebacks (Count)
system.l3cache3.writebacks::total            23500088                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst           14                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data           74                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::l2cache.prefetcher     55000405                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total      55000493                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst           14                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data           74                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::l2cache.prefetcher     55000405                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total     55000493                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst      2016000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data      9243999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::l2cache.prefetcher 6839365142894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 6839376402893                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst      2016000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data      9243999                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::l2cache.prefetcher 6839365142894                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 6839376402893                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst       144000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data 124918.905405                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::l2cache.prefetcher 124351.177830                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 124351.183596                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst       144000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data 124918.905405                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::l2cache.prefetcher 124351.177830                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 124351.183596                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                 60496038                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks      5500167                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total      5500167                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.misses::cpu.data           16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total            16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data      2118999                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total      2118999                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 132437.437500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 132437.437500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data      1798999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total      1798999                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 112437.437500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 112437.437500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.misses::cpu.inst           14                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data           58                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::l2cache.prefetcher     55000405                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total     55000477                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst      2296000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data      8605000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::l2cache.prefetcher 7939373242894                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 7939384143894                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data           58                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::l2cache.prefetcher     55000405                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total     55000477                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst       164000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data 148362.068966                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::l2cache.prefetcher 144351.177830                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 144351.187061                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst           14                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data           58                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::l2cache.prefetcher     55000405                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total     55000477                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst      2016000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data      7445000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 6839365142894                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 6839374603894                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst       144000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data 128362.068966                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 124351.177830                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 124351.187061                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.887720                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs              104499701                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs             60498086                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 1.727322                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                129000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks   160.579398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.000373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data     0.002882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::l2cache.prefetcher  1887.305067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.019602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::l2cache.prefetcher     0.230384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1022         2040                       # Occupied blocks per task id (Count)
system.l3cache3.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1022::0             16                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::1            757                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::2           1267                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::0              1                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1022     0.249023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.ratioOccsTaskId::1024     0.000977                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses           1820495974                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses          1820495974                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples  49999622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        69.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3437685.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples 213201470.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.340160891736                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds       3104998                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds       3104998                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            394500326                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState            47396303                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    216639255                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    49999622                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  216639255                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  49999622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      31                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        6.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              216639255                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              49999622                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 20125620                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 32279347                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                 46648101                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                 34944950                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                 14969694                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                 12460160                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                 11384480                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                 10149431                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                  9886083                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                  6518886                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                 5910040                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                 3929219                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                 2287483                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                 1630464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                 1168576                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                 1141206                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  747243                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                  458241                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   65536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   78597                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  488052                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                 2258503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                 2691522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                 2963264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                 3534666                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                 3572804                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                 3576299                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                 3382962                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                 3535341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                 3377323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                 3331387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                 3336456                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                 3278038                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                 3345435                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                 3730680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                 3162762                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                  126587                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                   57783                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                   34481                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                   25144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                   15083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                   11172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                   10538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    6444                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                    2144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     181                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples      3104998                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       69.771105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      56.396392                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3346.934790                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-262143      3104997    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5.76717e+06-6.02931e+06            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total        3104998                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples      3104998                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.102943                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.090757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.699643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16           3016725     97.16%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              3873      0.12%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             26981      0.87%     98.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             20429      0.66%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             11697      0.38%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21             15587      0.50%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              5397      0.17%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23               847      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              1144      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25               383      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26               663      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27               352      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28               183      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                50      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30               130      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31               152      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32                 3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33               134      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34                 2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35               259      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::39                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total        3104998                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1984                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys              13864912320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            3199975808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4460133695.95381355                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1029384073.84734416                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3108630856000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       11658.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         4416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    220011840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher  13644894080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks   3199974720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1420.560761348691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 70774498.853289484978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 4389357138.316812515259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1029383723.854113101959                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           69                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3437688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher    213201498                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks     49999622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      5708482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 272271288207                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 10999629001785                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 78559994587642                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     82731.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     79201.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     51592.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1571211.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    220012032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher  13644895872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total     13864912320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         4416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         4416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks   3199975808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   3199975808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3437688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher    213201498                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        216639255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks     49999622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        49999622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            1421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        70774561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   4389357715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         4460133696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         1421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           1421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1029384074                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1029384074                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1029384074                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           1421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       70774561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   4389357715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        5489517770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             216639224                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts             49999605                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0      13540418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1      13538993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2      13537907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3      13537492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4      13537403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      13537533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6      13539762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7      13541662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8      13542328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9      13542876                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     13541316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13     13540318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14     13540317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15     13540263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0       3125434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1       3124702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2       3124141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3       3124025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4       3124025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5       3124026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6       3124544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7       3124920                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       3125261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9       3125559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10      3125523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14      3125498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15      3125453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             7209920548474                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           1083196120000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        11271905998474                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 33280.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            52030.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            201649116                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits            46042117                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     18947592                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.636033                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   827.705282                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   250.641616                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       273868      1.45%      1.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       456784      2.41%      3.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       632760      3.34%      7.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       700785      3.70%     10.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       591650      3.12%     14.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       728515      3.84%     17.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       464183      2.45%     20.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023      1314209      6.94%     27.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151     13784838     72.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     18947592                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead        13864910336                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten      3199974720                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              4460.133058                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1029.383724                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    42.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                34.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                8.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      67635649200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      35949184920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    773341753800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   130478164740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 245392561440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1269355192380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 124783826880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2646936333360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    851.479595                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 301233042518                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 103803960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2703594546482                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      67650186240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      35956926720                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    773462305560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   130519773360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 245392561440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1269184543500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 124927531200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2647093828020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    851.530259                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 301594679448                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 103803960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2703232909552                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp           215201664                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      49999622                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict         166630566                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1437591                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1437591                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      215201664                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port    154940125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port    164999335                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port    164969901                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port    164999337                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               649908698                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port   3401418752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port   5024037568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port   3615394624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port   5024037184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              17064888128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          216639255                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                216639255    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            216639255                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3108631549000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        633855270678                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       275659978458                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       294444209354                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       292495426135                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       295065705566                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      433269444                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    216630194                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                      1103547380                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      2005084169                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
