\doxysection{Inc/\+Others/\+Defines/\+Defines\+\_\+\+SPI.h File Reference}
\hypertarget{_defines___s_p_i_8h}{}\label{_defines___s_p_i_8h}\index{Inc/Others/Defines/Defines\_SPI.h@{Inc/Others/Defines/Defines\_SPI.h}}


Defines related to SPI.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_defines___s_p_i_8h_a8112c985f7444e82198d7571ce0a9160}\label{_defines___s_p_i_8h_a8112c985f7444e82198d7571ce0a9160} 
\#define {\bfseries SPI\+\_\+\+PORT}~spi0
\item 
\Hypertarget{_defines___s_p_i_8h_a00c66401aafa5db3bb95d94b1d69c7a7}\label{_defines___s_p_i_8h_a00c66401aafa5db3bb95d94b1d69c7a7} 
\#define {\bfseries GPIO\+\_\+\+SCK}~18
\item 
\Hypertarget{_defines___s_p_i_8h_aeb622b19abeba29bac7cdff483bebf86}\label{_defines___s_p_i_8h_aeb622b19abeba29bac7cdff483bebf86} 
\#define {\bfseries GPIO\+\_\+\+SDA}~19
\item 
\Hypertarget{_defines___s_p_i_8h_aa2011f1ae5d02cb739ccd18587e6f05c}\label{_defines___s_p_i_8h_aa2011f1ae5d02cb739ccd18587e6f05c} 
\#define {\bfseries GPIO\+\_\+\+CS}~17
\item 
\Hypertarget{_defines___s_p_i_8h_ad2daa46110b5f28d13ec8ca9815552d9}\label{_defines___s_p_i_8h_ad2daa46110b5f28d13ec8ca9815552d9} 
\#define {\bfseries GPIO\+\_\+\+DC}~16
\item 
\Hypertarget{_defines___s_p_i_8h_ae6182aa06e6f0c1a7eb8c8eb4a15deef}\label{_defines___s_p_i_8h_ae6182aa06e6f0c1a7eb8c8eb4a15deef} 
\#define {\bfseries GPIO\+\_\+\+RESET}~21
\item 
\Hypertarget{_defines___s_p_i_8h_ade53763b6f53ff133e88b35108e46bee}\label{_defines___s_p_i_8h_ade53763b6f53ff133e88b35108e46bee} 
\#define {\bfseries RST\+\_\+\+SLEEP}~sleep\+\_\+ms(100)
\item 
\Hypertarget{_defines___s_p_i_8h_acf374f89e6fb69724d0e3ec9439a7b00}\label{_defines___s_p_i_8h_acf374f89e6fb69724d0e3ec9439a7b00} 
\#define {\bfseries INIT\+\_\+\+SLEEP}~sleep\+\_\+ms(150)
\item 
\Hypertarget{_defines___s_p_i_8h_a75acdf3b8cd5e0b09eda1409dc05a7bc}\label{_defines___s_p_i_8h_a75acdf3b8cd5e0b09eda1409dc05a7bc} 
\#define {\bfseries SET\+\_\+\+DC\+\_\+0}~gpio\+\_\+put(GPIO\+\_\+\+DC, 0)
\item 
\Hypertarget{_defines___s_p_i_8h_a645a2b00cbe029f75f0934663b723bfe}\label{_defines___s_p_i_8h_a645a2b00cbe029f75f0934663b723bfe} 
\#define {\bfseries SET\+\_\+\+DC\+\_\+1}~gpio\+\_\+put(GPIO\+\_\+\+DC, 1)
\item 
\Hypertarget{_defines___s_p_i_8h_a80b5bc97994ad3e3663e4e8c292616ca}\label{_defines___s_p_i_8h_a80b5bc97994ad3e3663e4e8c292616ca} 
\#define {\bfseries SET\+\_\+\+CS\+\_\+0}~gpio\+\_\+put(GPIO\+\_\+\+CS, 0)
\item 
\Hypertarget{_defines___s_p_i_8h_a84f22d3273260880cd1ceb29d06cb53b}\label{_defines___s_p_i_8h_a84f22d3273260880cd1ceb29d06cb53b} 
\#define {\bfseries SET\+\_\+\+CS\+\_\+1}~gpio\+\_\+put(GPIO\+\_\+\+CS, 1)
\item 
\Hypertarget{_defines___s_p_i_8h_af08b9baa7a03c650396d9099b1bcf737}\label{_defines___s_p_i_8h_af08b9baa7a03c650396d9099b1bcf737} 
\#define {\bfseries SET\+\_\+\+RST\+\_\+0}~gpio\+\_\+put(GPIO\+\_\+\+RESET, 0)
\item 
\Hypertarget{_defines___s_p_i_8h_abada497aa83003d6094012e6e533718d}\label{_defines___s_p_i_8h_abada497aa83003d6094012e6e533718d} 
\#define {\bfseries SET\+\_\+\+RST\+\_\+1}~gpio\+\_\+put(GPIO\+\_\+\+RESET, 1)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Defines related to SPI. 

