Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:22:48 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.97
  Critical Path Slack:          -0.97
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -29.76
  No. of Violating Paths:       35.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                609
  Buf/Inv Cell Count:             126
  Buf Cell Count:                  21
  Inv Cell Count:                 105
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       609
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      610.469995
  Noncombinational Area:     0.000000
  Buf/Inv Area:             73.682000
  Total Buffer Area:            16.76
  Total Inverter Area:          56.92
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               610.469995
  Design Area:             610.469995


  Design Rules
  -----------------------------------
  Total Number of Nets:           673
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.12
  Logic Optimization:                  9.31
  Mapping Optimization:                8.50
  -----------------------------------------
  Overall Compile Time:               20.24
  Overall Compile Wall Clock Time:    20.56

  --------------------------------------------------------------------

  Design  WNS: 0.97  TNS: 29.76  Number of Violating Paths: 35


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
