# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: Automatically generated\n"
"Language-Team: none\n"
"Language: es\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:5
msgid "VHDL and Verilog generation"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:8
msgid "Generate VHDL and Verilog from a SpinalHDL Component"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:10
msgid "To generate the VHDL from a SpinalHDL component you just need to call ``SpinalVhdl(new YourComponent)`` in a Scala ``main``."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:12
msgid "Generating Verilog is exactly the same, but with ``SpinalVerilog`` in place of ``SpinalVHDL``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:40
msgid "``SpinalVhdl`` and ``SpinalVerilog`` may need to create multiple instances of your component class, therefore the first argument is not a ``Component`` reference, but a function that returns a new component."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:43
msgid "The ``SpinalVerilog`` implementation began the 5th of June, 2016. This backend successfully passes the same regression tests as the VHDL one (RISCV CPU, Multicore and pipelined mandelbrot, UART RX/TX, Single clock fifo, Dual clock fifo, Gray counter, ...)."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:46
msgid "If you have any issues with this new backend, please make a `Github issue <https://github.com/SpinalHDL/SpinalHDL/issues>`_ describing the problem."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:49
msgid "Parametrization from Scala"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:55
msgid "Argument name"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:56
msgid "Type"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:57
msgid "Default"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:58
#: ../../SpinalHDL/Other language features/vhdl_generation.rst:294
msgid "Description"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:59
msgid "``mode``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:60
msgid "SpinalMode"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:61
msgid "null"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "Set the SpinalHDL hdl generation mode."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "Can be set to ``VHDL`` or ``Verilog``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:64
msgid "``defaultConfigForClockDomains``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:65
msgid "ClockDomainConfig"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "RisingEdgeClock"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "AsynchronousReset"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "ResetActiveHigh"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:0
msgid "ClockEnableActiveHigh"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:70
msgid "Set the clock configuration that will be used as the default value for all new ``ClockDomain``."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:71
msgid "``onlyStdLogicVectorAtTopLevelIo``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:72
msgid "Boolean"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:73
msgid "false"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:74
msgid "Change all unsigned/signed toplevel io into std_logic_vector."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:75
msgid "``defaultClockDomainFrequency``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:76
msgid "IClockDomainFrequency"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:77
msgid "UnknownFrequency"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:78
msgid "Default clock frequency."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:79
msgid "``targetDirectory``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:80
msgid "String"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:81
msgid "Current directory"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:82
msgid "Directory where files are generated."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:85
msgid "And this is the syntax to specify them:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:98
msgid "Parametrization from shell"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:100
msgid "You can also specify generation parameters by using command line arguments."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:108
msgid "The syntax for command line arguments is:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:124
msgid "Generated VHDL and Verilog"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:126
msgid "How a SpinalHDL RTL description is translated into VHDL and Verilog is important:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:128
msgid "Names in Scala are preserved in VHDL and Verilog."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:129
msgid "``Component`` hierarchy in Scala is preserved in VHDL and Verilog."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:130
msgid "``when`` statements in Scala are emitted as if statements in VHDL and Verilog."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:131
msgid "``switch`` statements in Scala are emitted as case statements in VHDL and Verilog in all standard cases."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:134
msgid "Organization"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:136
msgid "When you use the VHDL generator, all modules are generated into a single file which contain three sections:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:138
msgid "A package that contains the definition of all Enums"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:139
msgid "A package that contains functions used by the architectural elements"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:140
msgid "All components needed by your design"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:142
msgid "When you use the Verilog generation, all modules are generated into a single file which contains two sections:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:144
msgid "All enumeration definitions used"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:145
msgid "All modules needed by your design"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:148
msgid "Combinational logic"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:150
#: ../../SpinalHDL/Other language features/vhdl_generation.rst:213
msgid "Scala:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:178
#: ../../SpinalHDL/Other language features/vhdl_generation.rst:238
msgid "VHDL:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:211
msgid "Sequential logic"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:283
msgid "VHDL and Verilog attributes"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:285
msgid "In some situations, it is useful to give attributes for some signals in a design to modify how they are synthesized."
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:287
msgid "To do that, you can call the following functions on any signals or memories in the design:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:293
msgid "Syntax"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:295
msgid "``addAttribute(name)``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:296
msgid "Add a boolean attribute with the given ``name`` set to true"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:297
msgid "``addAttribute(name, value)``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:298
msgid "Add a string attribute with the given ``name`` set to ``value``"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:301
msgid "Example:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:308
msgid "Produced declaration in VHDL:"
msgstr ""

#: ../../SpinalHDL/Other language features/vhdl_generation.rst:316
msgid "Produced declaration in Verilog:"
msgstr ""
