Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Nov 17 16:00:12 2020
| Host         : Parasha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -pb FPGA_TOP_timing_summary_routed.pb -rpx FPGA_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 6 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.047        0.000                      0                 6062        0.019        0.000                      0                 6062        3.750        0.000                       0                  2497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                            ------------         ----------      --------------
ISYSCLK                                                          {0.000 41.666}       83.333          12.000          
  OCLK100_MCU_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         
  OCLK10_MCU_clk_wiz_1_0                                         {0.000 50.000}       100.000         10.000          
  clkfbout_MCU_clk_wiz_1_0                                       {0.000 41.666}       83.333          12.000          
mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ISYSCLK                                                                                                                                                                                                           16.667        0.000                       0                     1  
  OCLK100_MCU_clk_wiz_1_0                                              2.047        0.000                      0                 5476        0.019        0.000                      0                 5476        3.750        0.000                       0                  2165  
  OCLK10_MCU_clk_wiz_1_0                                              96.374        0.000                      0                   76        0.122        0.000                      0                   76       49.020        0.000                       0                    55  
  clkfbout_MCU_clk_wiz_1_0                                                                                                                                                                                        16.667        0.000                       0                     3  
mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.814        0.000                      0                  222        0.100        0.000                      0                  222       15.686        0.000                       0                   233  
mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.218        0.000                      0                   47        0.348        0.000                      0                   47       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
OCLK10_MCU_clk_wiz_1_0   OCLK100_MCU_clk_wiz_1_0        2.403        0.000                      0                  352        0.167        0.000                      0                  352  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ISYSCLK
  To Clock:  ISYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ISYSCLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ISYSCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLK100_MCU_clk_wiz_1_0
  To Clock:  OCLK100_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_reg/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_reg/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524     8.329    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Write_DCache_reg
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[2]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524     8.329    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X60Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[4]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524     8.329    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.518ns (7.226%)  route 6.651ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.651     6.245    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/sync_reset
    SLICE_X60Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.506     8.530    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X60Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.563     9.093    
                         clock uncertainty           -0.243     8.851    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524     8.327    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.518ns (7.226%)  route 6.651ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.651     6.245    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/sync_reset
    SLICE_X60Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.506     8.530    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Clk
    SLICE_X60Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.563     9.093    
                         clock uncertainty           -0.243     8.851    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524     8.327    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     8.424    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     8.424    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     8.424    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.518ns (7.189%)  route 6.687ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.687     6.281    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.508     8.532    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X61Y31         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     8.424    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.518ns (7.226%)  route 6.651ns (92.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.569    -0.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Clk
    SLICE_X56Y39         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=675, routed)         6.651     6.245    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/sync_reset
    SLICE_X61Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.506     8.530    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Clk
    SLICE_X61Y28         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.563     9.093    
                         clock uncertainty           -0.243     8.851    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429     8.422    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.562    -0.602    mcu_wrapper/MCU_i/gpio_ledsw/U0/s_axi_aclk
    SLICE_X33Y52         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.217    -0.244    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[3]
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.840    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.263    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.959%)  route 0.230ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.562    -0.602    mcu_wrapper/MCU_i/gpio_ledsw/U0/s_axi_aclk
    SLICE_X33Y52         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.230    -0.230    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[6]
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.840    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.076    -0.262    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.773%)  route 0.242ns (63.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.562    -0.602    mcu_wrapper/MCU_i/gpio_revhw/U0/s_axi_aclk
    SLICE_X43Y52         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.242    -0.218    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][2]
    SLICE_X40Y48         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.834    -0.837    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y48         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.507    -0.330    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.066    -0.264    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.897%)  route 0.252ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.559    -0.605    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Clk
    SLICE_X31Y35         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.252    -0.212    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]_0[27]
    SLICE_X38Y36         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.827    -0.844    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X38Y36         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.075    -0.267    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.368%)  route 0.215ns (62.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.555    -0.609    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y30         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/Q
                         net (fo=1, routed)           0.215    -0.266    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[20]
    SLICE_X33Y33         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.825    -0.846    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y33         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism              0.502    -0.344    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.022    -0.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.341%)  route 0.223ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.563    -0.601    mcu_wrapper/MCU_i/gpio_revhw/U0/s_axi_aclk
    SLICE_X46Y52         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  mcu_wrapper/MCU_i/gpio_revhw/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.223    -0.213    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][16]
    SLICE_X42Y48         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.834    -0.837    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y48         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.507    -0.330    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.059    -0.271    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.026%)  route 0.230ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.561    -0.603    mcu_wrapper/MCU_i/gpio_ledsw/U0/s_axi_aclk
    SLICE_X33Y53         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.230    -0.232    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[2]
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.840    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.047    -0.291    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.220%)  route 0.238ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.560    -0.604    mcu_wrapper/MCU_i/gpio_ledsw/U0/s_axi_aclk
    SLICE_X35Y53         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  mcu_wrapper/MCU_i/gpio_ledsw/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.225    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[9]
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.840    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.047    -0.291    mcu_wrapper/MCU_i/gpio_ledsw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.707%)  route 0.211ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.559    -0.605    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y35         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/Q
                         net (fo=1, routed)           0.211    -0.265    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[8]
    SLICE_X34Y37         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.827    -0.844    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y37         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.010    -0.332    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK100_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.683%)  route 0.254ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.558    -0.606    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Clk
    SLICE_X31Y33         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.254    -0.211    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]_0[21]
    SLICE_X38Y36         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.827    -0.844    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X38Y36         FDRE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[7]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.063    -0.279    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[7]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLK100_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mcu_wrapper/MCU_i/localmem/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33     mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  OCLK10_MCU_clk_wiz_1_0
  To Clock:  OCLK10_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       96.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.374ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.766ns (28.087%)  route 1.961ns (71.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 98.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.822     1.855    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.507    98.531    gen40kHz/ICLK
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[6]/C
                         clock pessimism              0.577    99.108    
                         clock uncertainty           -0.354    98.753    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    98.229    gen40kHz/r_div_reg[6]
  -------------------------------------------------------------------
                         required time                         98.229    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 96.374    

Slack (MET) :             96.374ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.766ns (28.087%)  route 1.961ns (71.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 98.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.822     1.855    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.507    98.531    gen40kHz/ICLK
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[7]/C
                         clock pessimism              0.577    99.108    
                         clock uncertainty           -0.354    98.753    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    98.229    gen40kHz/r_div_reg[7]
  -------------------------------------------------------------------
                         required time                         98.229    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 96.374    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[0]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[0]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[1]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[1]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[2]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[2]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[3]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[3]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[4]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[4]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.399ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.766ns (28.136%)  route 1.956ns (71.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  gen40kHz/r_div_reg[5]/Q
                         net (fo=4, routed)           0.831     0.477    gen40kHz/r_div_reg__0[5]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.601 f  gen40kHz/r_div[7]_i_3/O
                         net (fo=3, routed)           0.308     0.910    gen40kHz/r_div[7]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.034 r  gen40kHz/r_div[7]_i_1/O
                         net (fo=8, routed)           0.817     1.851    gen40kHz/r_div[7]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.505    98.529    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[5]/C
                         clock pessimism              0.599    99.128    
                         clock uncertainty           -0.354    98.773    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    98.249    gen40kHz/r_div_reg[5]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 96.399    

Slack (MET) :             96.576ns  (required time - arrival time)
  Source:                 gen40kHz/r_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gen40kHz/r_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.923ns (32.859%)  route 1.886ns (67.141%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 98.531 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.621    -0.872    gen40kHz/ICLK
    SLICE_X64Y27         FDRE                                         r  gen40kHz/r_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.394 f  gen40kHz/r_div_reg[1]/Q
                         net (fo=9, routed)           0.882     0.488    gen40kHz/r_div_reg__0[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.295     0.783 r  gen40kHz/r_div[7]_i_4/O
                         net (fo=2, routed)           0.668     1.451    gen40kHz/r_div[7]_i_4_n_0
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.150     1.601 r  gen40kHz/r_div[6]_i_1/O
                         net (fo=1, routed)           0.336     1.937    gen40kHz/p_0_in[6]
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.507    98.531    gen40kHz/ICLK
    SLICE_X64Y28         FDRE                                         r  gen40kHz/r_div_reg[6]/C
                         clock pessimism              0.577    99.108    
                         clock uncertainty           -0.354    98.753    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)       -0.240    98.513    gen40kHz/r_div_reg[6]
  -------------------------------------------------------------------
                         required time                         98.513    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 96.576    

Slack (MET) :             96.876ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@100.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.580ns (26.112%)  route 1.641ns (73.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X57Y39         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.799     0.331    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X57Y40         LUT1 (Prop_lut1_I0_O)        0.124     0.455 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.842     1.297    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y42         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000   100.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.405 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.452    98.476    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y42         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.576    99.052    
                         clock uncertainty           -0.354    98.697    
    SLICE_X56Y42         FDRE (Setup_fdre_C_R)       -0.524    98.173    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         98.173    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                 96.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.565    -0.599    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.599    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.075    -0.524    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.565    -0.599    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.391    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/p_3_out[1]
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.599    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.078    -0.521    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.571    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.365    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.863    -0.808    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.571    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.075    -0.496    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.571    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.359    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X58Y40         LUT5 (Prop_lut5_I1_O)        0.045    -0.314 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.314    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.863    -0.808    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.250    -0.558    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.092    -0.466    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X57Y39         FDSE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/Core_reg/Q
                         net (fo=3, routed)           0.123    -0.334    mcu_wrapper/MCU_i/rstgen/U0/MB_out
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/FDRE_inst/C
                         clock pessimism              0.254    -0.581    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.075    -0.506    mcu_wrapper/MCU_i/rstgen/U0/FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.746%)  route 0.074ns (26.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y41         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.074    -0.358    mcu_wrapper/MCU_i/rstgen/U0/SEQ/seq_cnt[5]
    SLICE_X57Y41         LUT4 (Prop_lut4_I3_O)        0.045    -0.313 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    mcu_wrapper/MCU_i/rstgen/U0/SEQ/p_5_out[0]
    SLICE_X57Y41         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X57Y41         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_dec_reg[0]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.091    -0.493    mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.565    -0.599    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.419    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[0]
    SLICE_X55Y40         LUT5 (Prop_lut5_I4_O)        0.098    -0.321 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.321    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.599    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.092    -0.507    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.593    -0.571    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.300    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/p_3_in1_in
    SLICE_X59Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.863    -0.808    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.558    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.070    -0.488    mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.591%)  route 0.155ns (52.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X57Y39         FDSE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/bsr_reg/Q
                         net (fo=3, routed)           0.155    -0.302    mcu_wrapper/MCU_i/rstgen/U0/Bsr_out
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.835    -0.836    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.254    -0.582    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.070    -0.512    mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/rstgen/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             OCLK10_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK10_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y42         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.328    mcu_wrapper/MCU_i/rstgen/U0/SEQ/seq_cnt[0]
    SLICE_X57Y42         LUT4 (Prop_lut4_I1_O)        0.045    -0.283 r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.283    mcu_wrapper/MCU_i/rstgen/U0/SEQ/pr_dec0__0
    SLICE_X57Y42         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.836    -0.835    mcu_wrapper/MCU_i/rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X57Y42         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.091    -0.493    mcu_wrapper/MCU_i/rstgen/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLK10_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.844     BUFGCTRL_X0Y0    mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y27     gen40kHz/O40KHZ_F_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y27     gen40kHz/O40KHZ_R_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X64Y26     gen40kHz/O40KHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y27     gen40kHz/r_div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y27     gen40kHz/r_div_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y27     gen40kHz/r_div_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y27     gen40kHz/r_div_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y27     gen40kHz/r_div_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y27     gen40kHz/O40KHZ_F_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y27     gen40kHz/O40KHZ_R_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y27     gen40kHz/r_div_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y40     mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y40     mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y38     mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y40     mcu_wrapper/MCU_i/rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MCU_clk_wiz_1_0
  To Clock:  clkfbout_MCU_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    mcu_wrapper/MCU_i/clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.814ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.864ns  (logic 0.796ns (27.794%)  route 2.068ns (72.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.382    22.960    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.148    23.108 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.108    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.510    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.356    36.866    
                         clock uncertainty           -0.035    36.830    
    SLICE_X46Y38         FDCE (Setup_fdce_C_D)        0.092    36.922    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                         -23.108    
  -------------------------------------------------------------------
                         slack                                 13.814    

Slack (MET) :             13.829ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.838ns  (logic 0.772ns (27.203%)  route 2.066ns (72.797%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.380    22.958    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.082 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.082    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.510    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.356    36.866    
                         clock uncertainty           -0.035    36.830    
    SLICE_X46Y38         FDCE (Setup_fdce_C_D)        0.081    36.911    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 13.829    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.864ns  (logic 0.798ns (27.864%)  route 2.066ns (72.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.380    22.958    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.150    23.108 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.108    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.510    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.356    36.866    
                         clock uncertainty           -0.035    36.830    
    SLICE_X46Y38         FDCE (Setup_fdce_C_D)        0.118    36.948    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.948    
                         arrival time                         -23.108    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.778ns  (logic 0.798ns (28.726%)  route 1.980ns (71.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.294    22.872    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.150    23.022 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.022    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X47Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.510    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.356    36.866    
                         clock uncertainty           -0.035    36.830    
    SLICE_X47Y38         FDCE (Setup_fdce_C_D)        0.047    36.877    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                         -23.022    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.864ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.756ns  (logic 0.772ns (28.008%)  route 1.984ns (71.992%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.298    22.876    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.000 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.000    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X48Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448    36.513    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.356    36.869    
                         clock uncertainty           -0.035    36.833    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.031    36.864    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -23.000    
  -------------------------------------------------------------------
                         slack                                 13.864    

Slack (MET) :             13.879ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.785ns  (logic 0.801ns (28.758%)  route 1.984ns (71.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.298    22.876    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y38         LUT4 (Prop_lut4_I3_O)        0.153    23.029 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.029    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X48Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448    36.513    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.356    36.869    
                         clock uncertainty           -0.035    36.833    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.075    36.908    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                 13.879    

Slack (MET) :             14.124ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.496ns  (logic 0.772ns (30.930%)  route 1.724ns (69.070%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.038    22.616    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.124    22.740 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.740    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X49Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448    36.513    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.356    36.869    
                         clock uncertainty           -0.035    36.833    
    SLICE_X49Y38         FDCE (Setup_fdce_C_D)        0.031    36.864    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -22.740    
  -------------------------------------------------------------------
                         slack                                 14.124    

Slack (MET) :             14.202ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.766ns (34.404%)  route 1.460ns (65.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 19.849 - 16.667 ) 
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911     1.911    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.007 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570     3.578    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X54Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.518     4.096 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.980     5.076    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.200 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.149     5.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124     5.473 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     5.804    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    18.307    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.398 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.451    19.849    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.356    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X50Y41         FDRE (Setup_fdre_C_CE)      -0.164    20.006    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 14.202    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.256ns  (logic 0.772ns (34.215%)  route 1.484ns (65.785%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 36.514 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    21.454    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.578 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.798    22.376    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.500 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.500    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X51Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.514    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.370    36.884    
                         clock uncertainty           -0.035    36.848    
    SLICE_X51Y38         FDCE (Setup_fdce_C_D)        0.031    36.879    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.879    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.739ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.898ns  (logic 0.772ns (40.667%)  route 1.126ns (59.333%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.578ns = ( 20.244 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.570    20.244    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y41         FDRE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.524    20.768 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.660    21.428    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.124    21.552 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.466    22.018    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.124    22.142 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.142    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X53Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.451    36.516    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X53Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.370    36.886    
                         clock uncertainty           -0.035    36.850    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)        0.031    36.881    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                         -22.142    
  -------------------------------------------------------------------
                         slack                                 14.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.855%)  route 0.316ns (69.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y54         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.316     1.806    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X50Y49         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.838     1.744    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X50Y49         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.123     1.621    
    SLICE_X50Y49         FDPE (Hold_fdpe_C_D)         0.085     1.706    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y55         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.546    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X57Y55         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.741    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y55         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.392     1.349    
    SLICE_X57Y55         FDPE (Hold_fdpe_C_D)         0.075     1.424    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y55         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.490 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.606    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y55         SRL16E                                       r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.741    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y55         SRL16E                                       r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.379     1.362    
    SLICE_X56Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.477    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X53Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.102     1.592    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][4]
    SLICE_X52Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.637 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.637    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X52Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.837     1.743    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.381     1.362    
    SLICE_X52Y43         FDCE (Hold_fdce_C_D)         0.121     1.483    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y54         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.569    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X56Y54         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.741    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y54         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.392     1.349    
    SLICE_X56Y54         FDPE (Hold_fdpe_C_D)         0.060     1.409    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.349    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y55         FDPE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.477 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.593    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X56Y55         SRL16E                                       r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.741    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y55         SRL16E                                       r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.379     1.362    
    SLICE_X56Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.425    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X51Y36         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.099     1.585    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X52Y37         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.739    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y37         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.378     1.361    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.052     1.413    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.336    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y25         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.119     1.596    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X53Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.728    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.378     1.350    
    SLICE_X53Y26         FDCE (Hold_fdce_C_D)         0.070     1.420    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.341    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y28         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.120     1.602    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X57Y29         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.732    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y29         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.376     1.356    
    SLICE_X57Y29         FDCE (Hold_fdce_C_D)         0.070     1.426    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.341    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y28         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.128     1.610    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X57Y29         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.732    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y29         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.376     1.356    
    SLICE_X57Y29         FDCE (Hold_fdce_C_D)         0.078     1.434    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  mcu_wrapper/MCU_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X54Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y41   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y30   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y36   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y36   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y38   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y55   mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y37   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y37   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y36   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y36   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y37   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y37   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X50Y38   mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.712ns (15.583%)  route 3.857ns (84.417%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 34.924 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.425    25.610    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.591    34.924    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.238    35.162    
                         clock uncertainty           -0.035    35.126    
    SLICE_X57Y26         FDCE (Setup_fdce_C_CE)      -0.298    34.828    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.828    
                         arrival time                         -25.610    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.312ns  (logic 0.712ns (16.511%)  route 3.600ns (83.489%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 34.815 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.168    25.353    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.482    34.815    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.173    34.988    
                         clock uncertainty           -0.035    34.953    
    SLICE_X55Y26         FDCE (Setup_fdce_C_CE)      -0.298    34.655    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.655    
                         arrival time                         -25.353    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.799ns  (logic 0.712ns (14.836%)  route 4.087ns (85.164%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 35.254 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.655    25.840    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.921    35.254    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y26         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.238    35.492    
                         clock uncertainty           -0.035    35.457    
    SLICE_X58Y26         FDCE (Setup_fdce_C_CE)      -0.298    35.159    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.159    
                         arrival time                         -25.840    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.273ns  (logic 0.712ns (16.663%)  route 3.561ns (83.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 35.322 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.129    25.314    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.989    35.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.285    35.607    
                         clock uncertainty           -0.035    35.571    
    SLICE_X54Y27         FDCE (Setup_fdce_C_CE)      -0.295    35.276    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.276    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.273ns  (logic 0.712ns (16.663%)  route 3.561ns (83.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 35.322 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.129    25.314    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.989    35.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.285    35.607    
                         clock uncertainty           -0.035    35.571    
    SLICE_X54Y27         FDCE (Setup_fdce_C_CE)      -0.295    35.276    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.276    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.273ns  (logic 0.712ns (16.663%)  route 3.561ns (83.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 35.322 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.129    25.314    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.989    35.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.285    35.607    
                         clock uncertainty           -0.035    35.571    
    SLICE_X54Y27         FDCE (Setup_fdce_C_CE)      -0.295    35.276    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.276    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.273ns  (logic 0.712ns (16.663%)  route 3.561ns (83.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 35.322 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.129    25.314    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.989    35.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y27         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.285    35.607    
                         clock uncertainty           -0.035    35.571    
    SLICE_X54Y27         FDCE (Setup_fdce_C_CE)      -0.295    35.276    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.276    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             10.276ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.292ns  (logic 0.712ns (16.588%)  route 3.580ns (83.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 35.601 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.148    25.333    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y33         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.268    35.601    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y33         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.339    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X56Y33         FDCE (Setup_fdce_C_CE)      -0.295    35.609    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.609    
                         arrival time                         -25.333    
  -------------------------------------------------------------------
                         slack                                 10.276    

Slack (MET) :             11.432ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.849ns  (logic 0.712ns (18.496%)  route 3.137ns (81.504%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.835    24.061    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.185 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.705    24.890    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y37         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.906    36.239    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y37         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.414    36.653    
                         clock uncertainty           -0.035    36.617    
    SLICE_X54Y37         FDCE (Setup_fdce_C_CE)      -0.295    36.322    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.322    
                         arrival time                         -24.890    
  -------------------------------------------------------------------
                         slack                                 11.432    

Slack (MET) :             11.608ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.544ns  (logic 0.712ns (20.090%)  route 2.832ns (79.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 36.112 - 33.333 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 21.041 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.374    21.041    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.340    21.381 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.770    22.151    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124    22.275 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    23.102    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I2_O)        0.124    23.226 f  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.607    23.833    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.957 r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.628    24.585    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.779    36.112    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y38         FDCE                                         r  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.414    36.526    
                         clock uncertainty           -0.035    36.491    
    SLICE_X55Y38         FDCE (Setup_fdce_C_CE)      -0.298    36.193    mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.193    
                         arrival time                         -24.585    
  -------------------------------------------------------------------
                         slack                                 11.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.203ns (48.092%)  route 0.219ns (51.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.689     1.689    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.102     1.791 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.219     2.010    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X52Y40         LUT3 (Prop_lut3_I2_O)        0.101     2.111 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.111    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.899     1.899    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.210     1.689    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.074     1.763    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.163ns (32.006%)  route 0.346ns (67.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.689     1.689    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.118     1.807 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.346     2.153    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X52Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.198 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.198    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.899     1.899    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.210     1.689    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.063     1.752    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.562ns  (logic 0.157ns (27.936%)  route 0.405ns (72.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 18.892 - 16.667 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 18.647 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.980    18.647    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.112    18.759 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.270    19.029    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045    19.074 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.135    19.209    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.225    18.892    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X48Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.245    18.647    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.034    18.681    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.681    
                         arrival time                          19.209    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.163ns (23.375%)  route 0.534ns (76.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.689     1.689    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.118     1.807 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.534     2.341    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.386 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.386    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.899     1.899    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y40         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.210     1.689    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.064     1.753    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.157ns (20.743%)  route 0.600ns (79.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 18.892 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    19.632    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.225    18.892    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.214    18.678    
    SLICE_X49Y41         FDCE (Hold_fdce_C_CE)       -0.075    18.603    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.603    
                         arrival time                          19.632    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.157ns (20.743%)  route 0.600ns (79.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 18.892 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    19.632    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.225    18.892    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.214    18.678    
    SLICE_X49Y41         FDCE (Hold_fdce_C_CE)       -0.075    18.603    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.603    
                         arrival time                          19.632    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.157ns (20.743%)  route 0.600ns (79.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 18.892 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    19.632    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.225    18.892    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.214    18.678    
    SLICE_X49Y41         FDCE (Hold_fdce_C_CE)       -0.075    18.603    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.603    
                         arrival time                          19.632    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.157ns (20.743%)  route 0.600ns (79.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 18.892 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    19.632    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.225    18.892    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.214    18.678    
    SLICE_X49Y41         FDCE (Hold_fdce_C_CE)       -0.075    18.603    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.603    
                         arrival time                          19.632    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.738ns  (logic 0.157ns (21.285%)  route 0.581ns (78.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 18.709 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.257    19.612    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.042    18.709    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.197    18.512    
    SLICE_X52Y41         FDCE (Hold_fdce_C_CE)       -0.073    18.439    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.439    
                         arrival time                          19.612    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.738ns  (logic 0.157ns (21.285%)  route 0.581ns (78.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 18.709 - 16.667 ) 
    Source Clock Delay      (SCD):    2.208ns = ( 18.875 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.208    18.875    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X47Y43         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.112    18.987 f  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.324    19.310    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.045    19.355 r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.257    19.612    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.042    18.709    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y41         FDCE                                         r  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.197    18.512    
    SLICE_X52Y41         FDCE (Hold_fdce_C_CE)       -0.073    18.439    mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.439    
                         arrival time                          19.612    
  -------------------------------------------------------------------
                         slack                                  1.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mcu_wrapper/MCU_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y40  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y43  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y40  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y38  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y37  mcu_wrapper/MCU_i/mbcore/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y41  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y42  mcu_wrapper/MCU_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  OCLK10_MCU_clk_wiz_1_0
  To Clock:  OCLK100_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.153     5.467    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524     7.870    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          7.870    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.intr_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.153     5.467    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.intr_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524     7.870    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/INTR_DETECT_GEN[3].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          7.870    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.153     5.467    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524     7.870    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.870    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IVR_GEN.ivr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.153     5.467    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X30Y48         FDSE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IVR_GEN.ivr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y48         FDSE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IVR_GEN.ivr_reg[2]/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     7.870    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IVR_GEN.ivr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.870    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.580ns (9.149%)  route 5.760ns (90.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.575     4.107    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     4.231 r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1/O
                         net (fo=17, routed)          1.185     5.416    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X34Y50         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.435     8.459    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/C
                         clock pessimism              0.398     8.857    
                         clock uncertainty           -0.474     8.383    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     7.859    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.580ns (9.149%)  route 5.760ns (90.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.575     4.107    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     4.231 r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1/O
                         net (fo=17, routed)          1.185     5.416    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X34Y50         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.435     8.459    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.398     8.857    
                         clock uncertainty           -0.474     8.383    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     7.859    mcu_wrapper/MCU_i/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.165     5.478    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429     7.965    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.165     5.478    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429     7.965    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/irq_gen_reg/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.165     5.478    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/irq_gen_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/irq_gen_reg/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429     7.965    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/irq_gen_reg
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/mer_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@10.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.580ns (9.059%)  route 5.822ns (90.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          1.569    -0.924    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          4.658     4.190    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=15, routed)          1.165     5.478    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/p_0_in
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/mer_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000    10.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        1.446     8.470    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/mer_int_reg[1]/C
                         clock pessimism              0.398     8.869    
                         clock uncertainty           -0.474     8.394    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429     7.965    mcu_wrapper/MCU_i/intr/U0/INTC_CORE_I/mer_int_reg[1]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  2.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.732%)  route 0.863ns (82.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.863     0.407    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn
    SLICE_X48Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.452 r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     0.452    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.834    -0.836    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X48Y52         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.474     0.193    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.092     0.285    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.185ns (15.338%)  route 1.021ns (84.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           1.021     0.564    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.044     0.608 r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                         net (fo=1, routed)           0.000     0.608    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.831    -0.840    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X54Y34         FDRE                                         r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.474     0.189    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.131     0.320    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.409%)  route 1.021ns (84.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           1.021     0.564    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X54Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.609 r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                         net (fo=1, routed)           0.000     0.609    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.831    -0.840    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X54Y34         FDRE                                         r  mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.474     0.189    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.120     0.309    mcu_wrapper/MCU_i/localmem/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.617%)  route 1.005ns (84.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.755     0.299    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X54Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.250     0.594    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_in
    SLICE_X55Y55         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.834    -0.836    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y55         FDRE                                         r  mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.474     0.193    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.070     0.263    mcu_wrapper/MCU_i/gpio_revhw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.141ns (11.856%)  route 1.048ns (88.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           1.048     0.592    mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X41Y41         FDRE                                         r  mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.832    -0.839    mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y41         FDRE                                         r  mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.474     0.190    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.070     0.260    mcu_wrapper/MCU_i/conn/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.185ns (13.494%)  route 1.186ns (86.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           1.186     0.729    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.044     0.773 r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1/O
                         net (fo=1, routed)           0.000     0.773    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.841    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y33         FDRE                                         r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.474     0.188    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.131     0.319    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.557%)  route 1.186ns (86.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y38         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  mcu_wrapper/MCU_i/rstgen/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           1.186     0.729    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.774 r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1/O
                         net (fo=1, routed)           0.000     0.774    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.830    -0.841    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X52Y33         FDRE                                         r  mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.555    -0.286    
                         clock uncertainty            0.474     0.188    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.120     0.308    mcu_wrapper/MCU_i/localmem/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.227%)  route 1.220ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.899     0.444    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.489 r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.321     0.809    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aresetn_0
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.833    -0.837    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.474     0.192    
    SLICE_X49Y53         FDRE (Hold_fdre_C_R)        -0.018     0.174    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.227%)  route 1.220ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.899     0.444    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.489 r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.321     0.809    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aresetn_0
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.833    -0.837    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.474     0.192    
    SLICE_X49Y53         FDRE (Hold_fdre_C_R)        -0.018     0.174    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by OCLK10_MCU_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by OCLK100_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             OCLK100_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OCLK100_MCU_clk_wiz_1_0 rise@0.000ns - OCLK10_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.227%)  route 1.220ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLK10_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mcu_wrapper/MCU_i/clkgen/inst/OCLK10_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mcu_wrapper/MCU_i/clkgen/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    mcu_wrapper/MCU_i/rstgen/U0/slowest_sync_clk
    SLICE_X57Y40         FDRE                                         r  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  mcu_wrapper/MCU_i/rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.899     0.444    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.489 r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.321     0.809    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aresetn_0
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock OCLK100_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  ISYSCLK (IN)
                         net (fo=0)                   0.000     0.000    mcu_wrapper/MCU_i/clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mcu_wrapper/MCU_i/clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mcu_wrapper/MCU_i/clkgen/inst/clk_in1_MCU_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mcu_wrapper/MCU_i/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mcu_wrapper/MCU_i/clkgen/inst/OCLK100_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mcu_wrapper/MCU_i/clkgen/inst/clkout1_buf/O
                         net (fo=2163, routed)        0.833    -0.837    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y53         FDRE                                         r  mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.474     0.192    
    SLICE_X49Y53         FDRE (Hold_fdre_C_R)        -0.018     0.174    mcu_wrapper/MCU_i/timer/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.635    





