<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_160/sim/raw_data_out_fifo_fifo_160_q2auapq.v"
   type="VERILOG"
   library="raw_data_out_fifo_fifo_160" />
 <file
   path="sim/raw_data_out_fifo.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="raw_data_out_fifo" />
 <deviceFamily name="arria10" />
</simPackage>
