{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 19:44:38 2020 " "Info: Processing started: Thu Apr 30 19:44:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "clk1 " "Warning: Node \"clk1\" is a latch" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div_2 " "Info: Detected ripple clock \"clk_div_2\" as buffer" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register cnt_4\[4\] register ds_stcpr 92.44 MHz 10.818 ns Internal " "Info: Clock \"en\" has Internal fmax of 92.44 MHz between source register \"cnt_4\[4\]\" and destination register \"ds_stcpr\" (period= 10.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.881 ns + Longest register register " "Info: + Longest register to register delay is 5.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_4\[4\] 1 REG LCFF_X7_Y14_N9 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y14_N9; Fanout = 23; REG Node = 'cnt_4\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_4[4] } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.614 ns) 2.189 ns ds_stcpr~4 2 COMB LCCOMB_X4_Y18_N10 4 " "Info: 2: + IC(1.575 ns) + CELL(0.614 ns) = 2.189 ns; Loc. = LCCOMB_X4_Y18_N10; Fanout = 4; COMB Node = 'ds_stcpr~4'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { cnt_4[4] ds_stcpr~4 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.651 ns) 3.268 ns ds_stcpr~8 3 COMB LCCOMB_X4_Y18_N16 2 " "Info: 3: + IC(0.428 ns) + CELL(0.651 ns) = 3.268 ns; Loc. = LCCOMB_X4_Y18_N16; Fanout = 2; COMB Node = 'ds_stcpr~8'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { ds_stcpr~4 ds_stcpr~8 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 4.022 ns ds_stcpr~10 4 COMB LCCOMB_X4_Y18_N24 2 " "Info: 4: + IC(0.384 ns) + CELL(0.370 ns) = 4.022 ns; Loc. = LCCOMB_X4_Y18_N24; Fanout = 2; COMB Node = 'ds_stcpr~10'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ds_stcpr~8 ds_stcpr~10 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 4.776 ns ds_stcpr~11 5 COMB LCCOMB_X4_Y18_N30 1 " "Info: 5: + IC(0.384 ns) + CELL(0.370 ns) = 4.776 ns; Loc. = LCCOMB_X4_Y18_N30; Fanout = 1; COMB Node = 'ds_stcpr~11'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ds_stcpr~10 ds_stcpr~11 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.616 ns) 5.773 ns ds_stcpr~13 6 COMB LCCOMB_X4_Y18_N14 1 " "Info: 6: + IC(0.381 ns) + CELL(0.616 ns) = 5.773 ns; Loc. = LCCOMB_X4_Y18_N14; Fanout = 1; COMB Node = 'ds_stcpr~13'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { ds_stcpr~11 ds_stcpr~13 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.881 ns ds_stcpr 7 REG LCFF_X4_Y18_N15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.881 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 2; REG Node = 'ds_stcpr'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ds_stcpr~13 ds_stcpr } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 46.40 % ) " "Info: Total cell delay = 2.729 ns ( 46.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.152 ns ( 53.60 % ) " "Info: Total interconnect delay = 3.152 ns ( 53.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { cnt_4[4] ds_stcpr~4 ds_stcpr~8 ds_stcpr~10 ds_stcpr~11 ds_stcpr~13 ds_stcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { cnt_4[4] {} ds_stcpr~4 {} ds_stcpr~8 {} ds_stcpr~10 {} ds_stcpr~11 {} ds_stcpr~13 {} ds_stcpr {} } { 0.000ns 1.575ns 0.428ns 0.384ns 0.384ns 0.381ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.370ns 0.370ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.673 ns - Smallest " "Info: - Smallest clock skew is -4.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 3.565 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 3.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns en 1 CLK PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 1; CLK Node = 'en'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 2.560 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(1.360 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { en clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 3.565 ns ds_stcpr 3 REG LCFF_X4_Y18_N15 2 " "Info: 3: + IC(0.339 ns) + CELL(0.666 ns) = 3.565 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 2; REG Node = 'ds_stcpr'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { clk1 ds_stcpr } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 52.34 % ) " "Info: Total cell delay = 1.866 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 47.66 % ) " "Info: Total interconnect delay = 1.699 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { en clk1 ds_stcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { en {} en~combout {} clk1 {} ds_stcpr {} } { 0.000ns 0.000ns 1.360ns 0.339ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 8.238 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 8.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns en 1 CLK PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 1; CLK Node = 'en'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 2.560 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(1.360 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { en clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 3.869 ns clk_div_2 3 REG LCFF_X4_Y18_N21 2 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 3.869 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'clk_div_2'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { clk1 clk_div_2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(0.000 ns) 6.658 ns clk_div_2~clkctrl 4 COMB CLKCTRL_G7 21 " "Info: 4: + IC(2.789 ns) + CELL(0.000 ns) = 6.658 ns; Loc. = CLKCTRL_G7; Fanout = 21; COMB Node = 'clk_div_2~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk_div_2 clk_div_2~clkctrl } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 8.238 ns cnt_4\[4\] 5 REG LCFF_X7_Y14_N9 23 " "Info: 5: + IC(0.914 ns) + CELL(0.666 ns) = 8.238 ns; Loc. = LCFF_X7_Y14_N9; Fanout = 23; REG Node = 'cnt_4\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk_div_2~clkctrl cnt_4[4] } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.836 ns ( 34.43 % ) " "Info: Total cell delay = 2.836 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.402 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.402 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.238 ns" { en clk1 clk_div_2 clk_div_2~clkctrl cnt_4[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.238 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} cnt_4[4] {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.914ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { en clk1 ds_stcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { en {} en~combout {} clk1 {} ds_stcpr {} } { 0.000ns 0.000ns 1.360ns 0.339ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.238 ns" { en clk1 clk_div_2 clk_div_2~clkctrl cnt_4[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.238 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} cnt_4[4] {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.914ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 195 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { cnt_4[4] ds_stcpr~4 ds_stcpr~8 ds_stcpr~10 ds_stcpr~11 ds_stcpr~13 ds_stcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { cnt_4[4] {} ds_stcpr~4 {} ds_stcpr~8 {} ds_stcpr~10 {} ds_stcpr~11 {} ds_stcpr~13 {} ds_stcpr {} } { 0.000ns 1.575ns 0.428ns 0.384ns 0.384ns 0.381ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.370ns 0.370ns 0.616ns 0.108ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { en clk1 ds_stcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { en {} en~combout {} clk1 {} ds_stcpr {} } { 0.000ns 0.000ns 1.360ns 0.339ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.238 ns" { en clk1 clk_div_2 clk_div_2~clkctrl cnt_4[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.238 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} cnt_4[4] {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.914ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clk1 clk en 5.644 ns register " "Info: tsu for register \"clk1\" (data pin = \"clk\", clock pin = \"en\") is 5.644 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.241 ns + Longest pin register " "Info: + Longest pin to register delay is 7.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clk 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.602 ns) + CELL(0.624 ns) 7.241 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(5.602 ns) + CELL(0.624 ns) = 7.241 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { clk clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 22.63 % ) " "Info: Total cell delay = 1.639 ns ( 22.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.602 ns ( 77.37 % ) " "Info: Total interconnect delay = 5.602 ns ( 77.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { clk clk1 } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.241 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 5.602ns } { 0.000ns 1.015ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.963 ns + " "Info: + Micro setup delay of destination is 0.963 ns" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.560 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to destination register is 2.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns en 1 CLK PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 1; CLK Node = 'en'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 2.560 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(1.360 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { en clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 46.88 % ) " "Info: Total cell delay = 1.200 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.360 ns ( 53.13 % ) " "Info: Total interconnect delay = 1.360 ns ( 53.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { en clk1 } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { en {} en~combout {} clk1 {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.994ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { clk clk1 } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.241 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 5.602ns } { 0.000ns 1.015ns 0.624ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { en clk1 } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { en {} en~combout {} clk1 {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.994ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "en ds_shcp ds_shcpr 14.317 ns register " "Info: tco from clock \"en\" to destination pin \"ds_shcp\" through register \"ds_shcpr\" is 14.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 8.212 ns + Longest register " "Info: + Longest clock path from clock \"en\" to source register is 8.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns en 1 CLK PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 1; CLK Node = 'en'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 2.560 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(1.360 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { en clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 3.869 ns clk_div_2 3 REG LCFF_X4_Y18_N21 2 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 3.869 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'clk_div_2'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { clk1 clk_div_2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(0.000 ns) 6.658 ns clk_div_2~clkctrl 4 COMB CLKCTRL_G7 21 " "Info: 4: + IC(2.789 ns) + CELL(0.000 ns) = 6.658 ns; Loc. = CLKCTRL_G7; Fanout = 21; COMB Node = 'clk_div_2~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk_div_2 clk_div_2~clkctrl } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 8.212 ns ds_shcpr 5 REG LCFF_X10_Y11_N17 2 " "Info: 5: + IC(0.888 ns) + CELL(0.666 ns) = 8.212 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 2; REG Node = 'ds_shcpr'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_div_2~clkctrl ds_shcpr } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.836 ns ( 34.53 % ) " "Info: Total cell delay = 2.836 ns ( 34.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.376 ns ( 65.47 % ) " "Info: Total interconnect delay = 5.376 ns ( 65.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.212 ns" { en clk1 clk_div_2 clk_div_2~clkctrl ds_shcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.212 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} ds_shcpr {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.888ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.801 ns + Longest register pin " "Info: + Longest register to pin delay is 5.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ds_shcpr 1 REG LCFF_X10_Y11_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 2; REG Node = 'ds_shcpr'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds_shcpr } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(3.276 ns) 5.801 ns ds_shcp 2 PIN PIN_80 0 " "Info: 2: + IC(2.525 ns) + CELL(3.276 ns) = 5.801 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'ds_shcp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { ds_shcpr ds_shcp } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 56.47 % ) " "Info: Total cell delay = 3.276 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 43.53 % ) " "Info: Total interconnect delay = 2.525 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { ds_shcpr ds_shcp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { ds_shcpr {} ds_shcp {} } { 0.000ns 2.525ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.212 ns" { en clk1 clk_div_2 clk_div_2~clkctrl ds_shcpr } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.212 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} ds_shcpr {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.888ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { ds_shcpr ds_shcp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { ds_shcpr {} ds_shcp {} } { 0.000ns 2.525ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "seg_num\[1\] idis_data\[13\] en 5.331 ns register " "Info: th for register \"seg_num\[1\]\" (data pin = \"idis_data\[13\]\", clock pin = \"en\") is 5.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 8.198 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 8.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns en 1 CLK PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 1; CLK Node = 'en'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.206 ns) 2.560 ns clk1 2 REG LCCOMB_X4_Y18_N4 2 " "Info: 2: + IC(1.360 ns) + CELL(0.206 ns) = 2.560 ns; Loc. = LCCOMB_X4_Y18_N4; Fanout = 2; REG Node = 'clk1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { en clk1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 3.869 ns clk_div_2 3 REG LCFF_X4_Y18_N21 2 " "Info: 3: + IC(0.339 ns) + CELL(0.970 ns) = 3.869 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'clk_div_2'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { clk1 clk_div_2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(0.000 ns) 6.658 ns clk_div_2~clkctrl 4 COMB CLKCTRL_G7 21 " "Info: 4: + IC(2.789 ns) + CELL(0.000 ns) = 6.658 ns; Loc. = CLKCTRL_G7; Fanout = 21; COMB Node = 'clk_div_2~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk_div_2 clk_div_2~clkctrl } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 8.198 ns seg_num\[1\] 5 REG LCFF_X6_Y9_N31 7 " "Info: 5: + IC(0.874 ns) + CELL(0.666 ns) = 8.198 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 7; REG Node = 'seg_num\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk_div_2~clkctrl seg_num[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.836 ns ( 34.59 % ) " "Info: Total cell delay = 2.836 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.362 ns ( 65.41 % ) " "Info: Total interconnect delay = 5.362 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { en clk1 clk_div_2 clk_div_2~clkctrl seg_num[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} seg_num[1] {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.874ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "seg.v" "" { Text "F:/piano/seg.v" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.173 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns idis_data\[13\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'idis_data\[13\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { idis_data[13] } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.650 ns) 3.065 ns Mux2~1 2 COMB LCCOMB_X6_Y9_N30 1 " "Info: 2: + IC(1.275 ns) + CELL(0.650 ns) = 3.065 ns; Loc. = LCCOMB_X6_Y9_N30; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { idis_data[13] Mux2~1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.173 ns seg_num\[1\] 3 REG LCFF_X6_Y9_N31 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.173 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 7; REG Node = 'seg_num\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux2~1 seg_num[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/piano/seg.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 59.82 % ) " "Info: Total cell delay = 1.898 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 40.18 % ) " "Info: Total interconnect delay = 1.275 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { idis_data[13] Mux2~1 seg_num[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { idis_data[13] {} idis_data[13]~combout {} Mux2~1 {} seg_num[1] {} } { 0.000ns 0.000ns 1.275ns 0.000ns } { 0.000ns 1.140ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { en clk1 clk_div_2 clk_div_2~clkctrl seg_num[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { en {} en~combout {} clk1 {} clk_div_2 {} clk_div_2~clkctrl {} seg_num[1] {} } { 0.000ns 0.000ns 1.360ns 0.339ns 2.789ns 0.874ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { idis_data[13] Mux2~1 seg_num[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { idis_data[13] {} idis_data[13]~combout {} Mux2~1 {} seg_num[1] {} } { 0.000ns 0.000ns 1.275ns 0.000ns } { 0.000ns 1.140ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 19:44:38 2020 " "Info: Processing ended: Thu Apr 30 19:44:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
