<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegAllocFast.cpp source code [llvm/llvm/lib/CodeGen/RegAllocFast.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegAllocFast.cpp'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegAllocFast.cpp.html'>RegAllocFast.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegAllocFast.cpp - A fast register allocator for debug code --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This register allocator allocates registers to a basic block at a</i></td></tr>
<tr><th id="10">10</th><td><i>/// time, attempting to keep values in registers and reusing registers as</i></td></tr>
<tr><th id="11">11</th><td><i>/// appropriate.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/RegAllocRegistry.h.html">"llvm/CodeGen/RegAllocRegistry.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/IR/Metadata.h.html">"llvm/IR/Metadata.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="48">48</th><td><u>#include &lt;tuple&gt;</u></td></tr>
<tr><th id="49">49</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumStores = {&quot;regalloc&quot;, &quot;NumStores&quot;, &quot;Number of stores added&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStores" title='NumStores' data-ref="NumStores" data-ref-filename="NumStores">NumStores</dfn>, <q>"Number of stores added"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumLoads = {&quot;regalloc&quot;, &quot;NumLoads&quot;, &quot;Number of loads added&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoads" title='NumLoads' data-ref="NumLoads" data-ref-filename="NumLoads">NumLoads</dfn> , <q>"Number of loads added"</q>);</td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumCoalesced = {&quot;regalloc&quot;, &quot;NumCoalesced&quot;, &quot;Number of copies coalesced&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCoalesced" title='NumCoalesced' data-ref="NumCoalesced" data-ref-filename="NumCoalesced">NumCoalesced</dfn>, <q>"Number of copies coalesced"</q>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i  data-doc="IgnoreMissingDefs">// FIXME: Remove this switch when all testcases are fixed!</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IgnoreMissingDefs" title='IgnoreMissingDefs' data-type='cl::opt&lt;bool&gt;' data-ref="IgnoreMissingDefs" data-ref-filename="IgnoreMissingDefs">IgnoreMissingDefs</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"rafast-ignore-missing-defs"</q>,</td></tr>
<tr><th id="61">61</th><td>                                       <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#llvm::RegisterRegAlloc" title='llvm::RegisterRegAlloc' data-ref="llvm::RegisterRegAlloc" data-ref-filename="llvm..RegisterRegAlloc">RegisterRegAlloc</a></td></tr>
<tr><th id="64">64</th><td>  <dfn class="tu decl def" id="fastRegAlloc" title='fastRegAlloc' data-type='llvm::RegisterRegAlloc' data-ref="fastRegAlloc" data-ref-filename="fastRegAlloc">fastRegAlloc</dfn><a class="ref fn" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE" title='llvm::RegisterRegAlloc::RegisterRegAlloc' data-ref="_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE" data-ref-filename="_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE">(</a><q>"fast"</q>, <q>"fast register allocator"</q>, <a class="ref fn" href="#_ZN4llvm27createFastRegisterAllocatorEv" title='llvm::createFastRegisterAllocator' data-ref="_ZN4llvm27createFastRegisterAllocatorEv" data-ref-filename="_ZN4llvm27createFastRegisterAllocatorEv">createFastRegisterAllocator</a>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>namespace</b> {</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="69">69</th><td>  <b>public</b>:</td></tr>
<tr><th id="70">70</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-type='char' data-ref="(anonymousnamespace)::RegAllocFast::ID" data-ref-filename="(anonymousnamespace)..RegAllocFast..ID">ID</dfn>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFastC1Ev" title='(anonymous namespace)::RegAllocFast::RegAllocFast' data-type='void (anonymous namespace)::RegAllocFast::RegAllocFast()' data-ref="_ZN12_GLOBAL__N_112RegAllocFastC1Ev" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFastC1Ev">RegAllocFast</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-use='a' data-ref="(anonymousnamespace)::RegAllocFast::ID" data-ref-filename="(anonymousnamespace)..RegAllocFast..ID">ID</a>), <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1ERKT_" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-ref="_ZN4llvm10IndexedMapC1ERKT_" data-ref-filename="_ZN4llvm10IndexedMapC1ERKT_">(</a>-<var>1</var>) {}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <b>private</b>:</td></tr>
<tr><th id="75">75</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-type='llvm::MachineFrameInfo *' data-ref="(anonymousnamespace)::RegAllocFast::MFI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MFI">MFI</dfn>;</td></tr>
<tr><th id="76">76</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</dfn>;</td></tr>
<tr><th id="77">77</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</dfn>;</td></tr>
<tr><th id="78">78</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</dfn>;</td></tr>
<tr><th id="79">79</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" data-ref-filename="llvm..RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MBB">/// Basic block currently being allocated.</i></td></tr>
<tr><th id="82">82</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">/// Maps virtual regs to the frame index where these values are spilled.</i></td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap" data-ref-filename="llvm..IndexedMap">IndexedMap</a>&lt;<em>int</em>, <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor" data-ref-filename="llvm..VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-type='IndexedMap&lt;int, llvm::VirtReg2IndexFunctor&gt;' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg">/// Everything we know about a live virtual register.</i></td></tr>
<tr><th id="88">88</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</dfn> {</td></tr>
<tr><th id="89">89</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LastUse">LastUse</dfn> = <b>nullptr</b>; <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">///&lt; Last instr to use reg.</i></td></tr>
<tr><th id="90">90</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-type='llvm::Register' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</dfn>;                <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">///&lt; Virtual register number.</i></td></tr>
<tr><th id="91">91</th><td>      <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-type='llvm::MCPhysReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</dfn> = <var>0</var>;           <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">///&lt; Currently held here.</i></td></tr>
<tr><th id="92">92</th><td>      <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-type='bool' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</dfn> = <b>false</b>;            <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut">///&lt; Register is possibly live out.</i></td></tr>
<tr><th id="93">93</th><td>      <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" title='(anonymous namespace)::RegAllocFast::LiveReg::Reloaded' data-type='bool' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Reloaded">Reloaded</dfn> = <b>false</b>;           <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded">///&lt; Register was reloaded.</i></td></tr>
<tr><th id="94">94</th><td>      <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveReg::Error" title='(anonymous namespace)::RegAllocFast::LiveReg::Error' data-type='bool' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Error" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Error">Error</dfn> = <b>false</b>;              <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::Error">///&lt; Could not allocate.</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>      <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-type='void (anonymous namespace)::RegAllocFast::LiveReg::LiveReg(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE">LiveReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="1VirtReg" data-ref-filename="1VirtReg">VirtReg</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col1 ref" href="#1VirtReg" title='VirtReg' data-ref="1VirtReg" data-ref-filename="1VirtReg">VirtReg</a>) {}</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>      <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast7LiveReg17getSparseSetIndexEv" title='(anonymous namespace)::RegAllocFast::LiveReg::getSparseSetIndex' data-type='unsigned int (anonymous namespace)::RegAllocFast::LiveReg::getSparseSetIndex() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast7LiveReg17getSparseSetIndexEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast7LiveReg17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="99">99</th><td>        <b>return</b> <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a>);</td></tr>
<tr><th id="100">100</th><td>      }</td></tr>
<tr><th id="101">101</th><td>    };</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</dfn> = <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet" data-ref-filename="llvm..SparseSet">SparseSet</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a>&gt;;</td></tr>
<tr><th id="104">104</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">/// This map contains entries for each virtual register that is currently</i></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">    /// available in a physical register.</i></td></tr>
<tr><th id="106">106</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-type='(anonymous namespace)::RegAllocFast::LiveRegMap' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap">/// Stores assigned virtual registers present in the bundle MI.</i></td></tr>
<tr><th id="109">109</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" title='(anonymous namespace)::RegAllocFast::BundleVirtRegsMap' data-type='DenseMap&lt;llvm::Register, llvm::MCPhysReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..BundleVirtRegsMap">BundleVirtRegsMap</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 2&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveDbgValueMap">LiveDbgValueMap</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::DanglingDbgValues">/// List of DBG_VALUE that we encountered without the vreg being assigned</i></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::DanglingDbgValues">    /// because they were placed after the last use of the vreg.</i></td></tr>
<tr><th id="114">114</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>1</var>&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 1&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">/// Has a bit set for every virtual register for which it was determined</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">    /// that it is alive across blocks.</i></td></tr>
<tr><th id="118">118</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegUnitState">/// State of a register unit.</i></td></tr>
<tr><th id="121">121</th><td>    <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast::RegUnitState" title='(anonymous namespace)::RegAllocFast::RegUnitState' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitState" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitState">RegUnitState</dfn> {</td></tr>
<tr><th id="122">122</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regFree">/// A free register is not currently in use and can be allocated</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regFree">      /// immediately without checking aliases.</i></td></tr>
<tr><th id="124">124</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-type='0' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</dfn>,</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regPreAssigned">/// A pre-assigned register has been assigned before register allocation</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regPreAssigned">      /// (e.g., setting up a call parameter).</i></td></tr>
<tr><th id="128">128</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-type='1' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</dfn>,</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regLiveIn">/// Used temporarily in reloadAtBegin() to mark register units that are</i></td></tr>
<tr><th id="131">131</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::regLiveIn">      /// live-in to the basic block.</i></td></tr>
<tr><th id="132">132</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::regLiveIn" title='(anonymous namespace)::RegAllocFast::regLiveIn' data-type='2' data-ref="(anonymousnamespace)::RegAllocFast::regLiveIn" data-ref-filename="(anonymousnamespace)..RegAllocFast..regLiveIn">regLiveIn</dfn>,</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>      <i class="doc">/// A register state may also be a virtual register number, indication</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">      /// that the physical register is currently allocated to a virtual</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">      /// register. In that case, LiveVirtRegs contains the inverse mapping.</i></td></tr>
<tr><th id="137">137</th><td>    };</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegUnitStates">/// Maps each physical register to a RegUnitState enum or virtual register.</i></td></tr>
<tr><th id="140">140</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>32</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-type='SmallVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced" data-ref-filename="(anonymousnamespace)..RegAllocFast..Coalesced">Coalesced</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegAllocFast::RegUnitSet" title='(anonymous namespace)::RegAllocFast::RegUnitSet' data-type='SparseSet&lt;uint16_t, identity&lt;uint16_t&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitSet" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitSet">RegUnitSet</dfn> = <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet" data-ref-filename="llvm..SparseSet">SparseSet</a>&lt;<a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::identity" title='llvm::identity' data-ref="llvm::identity" data-ref-filename="llvm..identity">identity</a>&lt;<a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;&gt;;</td></tr>
<tr><th id="145">145</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::UsedInInstr">/// Set of register units that are used in the current instruction, and so</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::UsedInInstr">    /// cannot be allocated.</i></td></tr>
<tr><th id="147">147</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::RegUnitSet" title='(anonymous namespace)::RegAllocFast::RegUnitSet' data-type='SparseSet&lt;uint16_t, identity&lt;uint16_t&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitSet" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitSet">RegUnitSet</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-type='(anonymous namespace)::RegAllocFast::RegUnitSet' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</dfn>;</td></tr>
<tr><th id="148">148</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::RegUnitSet" title='(anonymous namespace)::RegAllocFast::RegUnitSet' data-type='SparseSet&lt;uint16_t, identity&lt;uint16_t&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitSet" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitSet">RegUnitSet</a> <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-type='(anonymous namespace)::RegAllocFast::RegUnitSet' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</dfn>;</td></tr>
<tr><th id="149">149</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <var>8</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" title='(anonymous namespace)::RegAllocFast::DefOperandIndexes' data-type='SmallVector&lt;uint16_t, 8&gt;' data-ref="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" data-ref-filename="(anonymousnamespace)..RegAllocFast..DefOperandIndexes">DefOperandIndexes</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-type='void (anonymous namespace)::RegAllocFast::setPhysRegState(llvm::MCPhysReg PhysReg, unsigned int NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="2PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="2PhysReg" data-ref-filename="2PhysReg">PhysReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3NewState" title='NewState' data-type='unsigned int' data-ref="3NewState" data-ref-filename="3NewState">NewState</dfn>);</td></tr>
<tr><th id="152">152</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" title='(anonymous namespace)::RegAllocFast::isPhysRegFree' data-type='bool (anonymous namespace)::RegAllocFast::isPhysRegFree(llvm::MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt">isPhysRegFree</a>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="4PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="4PhysReg" data-ref-filename="4PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">/// Mark a physreg as used in this instruction.</i></td></tr>
<tr><th id="155">155</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-type='void (anonymous namespace)::RegAllocFast::markRegUsedInInstr(llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="5PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="5PhysReg" data-ref-filename="5PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="156">156</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col6 decl" id="6Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="6Units" data-ref-filename="6Units">Units</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#5PhysReg" title='PhysReg' data-ref="5PhysReg" data-ref-filename="5PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col6 ref" href="#6Units" title='Units' data-ref="6Units" data-ref-filename="6Units">Units</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#6Units" title='Units' data-ref="6Units" data-ref-filename="6Units">Units</a>)</td></tr>
<tr><th id="157">157</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_" data-ref-filename="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#6Units" title='Units' data-ref="6Units" data-ref-filename="6Units">Units</a>);</td></tr>
<tr><th id="158">158</th><td>    }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">/// Check if a physreg or any of its aliases are used in this instruction.</i></td></tr>
<tr><th id="161">161</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-type='bool (anonymous namespace)::RegAllocFast::isRegUsedInInstr(llvm::MCPhysReg PhysReg, bool LookAtPhysRegUses) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">isRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="7PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="7PhysReg" data-ref-filename="7PhysReg">PhysReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="8LookAtPhysRegUses" title='LookAtPhysRegUses' data-type='bool' data-ref="8LookAtPhysRegUses" data-ref-filename="8LookAtPhysRegUses">LookAtPhysRegUses</dfn>) <em>const</em> {</td></tr>
<tr><th id="162">162</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="9Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="9Units" data-ref-filename="9Units">Units</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#7PhysReg" title='PhysReg' data-ref="7PhysReg" data-ref-filename="7PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col9 ref" href="#9Units" title='Units' data-ref="9Units" data-ref-filename="9Units">Units</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#9Units" title='Units' data-ref="9Units" data-ref-filename="9Units">Units</a>) {</td></tr>
<tr><th id="163">163</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" data-ref-filename="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#9Units" title='Units' data-ref="9Units" data-ref-filename="9Units">Units</a>))</td></tr>
<tr><th id="164">164</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="165">165</th><td>        <b>if</b> (<a class="local col8 ref" href="#8LookAtPhysRegUses" title='LookAtPhysRegUses' data-ref="8LookAtPhysRegUses" data-ref-filename="8LookAtPhysRegUses">LookAtPhysRegUses</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" data-ref-filename="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#9Units" title='Units' data-ref="9Units" data-ref-filename="9Units">Units</a>))</td></tr>
<tr><th id="166">166</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="167">167</th><td>      }</td></tr>
<tr><th id="168">168</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="169">169</th><td>    }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt">/// Mark physical register as being used in a register use operand.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt">    /// This is only used by the special livethrough handling code.</i></td></tr>
<tr><th id="173">173</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markPhysRegUsedInInstr' data-type='void (anonymous namespace)::RegAllocFast::markPhysRegUsedInInstr(llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt">markPhysRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="10PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="10PhysReg" data-ref-filename="10PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="174">174</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col1 decl" id="11Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="11Units" data-ref-filename="11Units">Units</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#10PhysReg" title='PhysReg' data-ref="10PhysReg" data-ref-filename="10PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col1 ref" href="#11Units" title='Units' data-ref="11Units" data-ref-filename="11Units">Units</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#11Units" title='Units' data-ref="11Units" data-ref-filename="11Units">Units</a>)</td></tr>
<tr><th id="175">175</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_" data-ref-filename="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#11Units" title='Units' data-ref="11Units" data-ref-filename="11Units">Units</a>);</td></tr>
<tr><th id="176">176</th><td>    }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt">/// Remove mark of physical register being used in the instruction.</i></td></tr>
<tr><th id="179">179</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::unmarkRegUsedInInstr' data-type='void (anonymous namespace)::RegAllocFast::unmarkRegUsedInInstr(llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt">unmarkRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="12PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="12PhysReg" data-ref-filename="12PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="180">180</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="13Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="13Units" data-ref-filename="13Units">Units</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#12PhysReg" title='PhysReg' data-ref="12PhysReg" data-ref-filename="12PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col3 ref" href="#13Units" title='Units' data-ref="13Units" data-ref-filename="13Units">Units</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#13Units" title='Units' data-ref="13Units" data-ref-filename="13Units">Units</a>)</td></tr>
<tr><th id="181">181</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE" title='llvm::SparseSet::erase' data-ref="_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE" data-ref-filename="_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE">erase</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#13Units" title='Units' data-ref="13Units" data-ref-filename="13Units">Units</a>);</td></tr>
<tr><th id="182">182</th><td>    }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="185">185</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillClean" title='(anonymous namespace)::RegAllocFast::spillClean' data-type='50' data-ref="(anonymousnamespace)::RegAllocFast::spillClean" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillClean">spillClean</dfn> = <var>50</var>,</td></tr>
<tr><th id="186">186</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-type='100' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillDirty">spillDirty</dfn> = <var>100</var>,</td></tr>
<tr><th id="187">187</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillPrefBonus" title='(anonymous namespace)::RegAllocFast::spillPrefBonus' data-type='20' data-ref="(anonymousnamespace)::RegAllocFast::spillPrefBonus" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillPrefBonus">spillPrefBonus</dfn> = <var>20</var>,</td></tr>
<tr><th id="188">188</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-type='4294967295' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillImpossible">spillImpossible</dfn> = ~<var>0u</var></td></tr>
<tr><th id="189">189</th><td>    };</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>public</b>:</td></tr>
<tr><th id="192">192</th><td>    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast11getPassNameEv" title='(anonymous namespace)::RegAllocFast::getPassName' data-type='llvm::StringRef (anonymous namespace)::RegAllocFast::getPassName() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Fast Register Allocator"</q>; }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RegAllocFast::getAnalysisUsage' data-type='void (anonymous namespace)::RegAllocFast::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="14AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="14AU" data-ref-filename="14AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="195">195</th><td>      <a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU" data-ref-filename="14AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="196">196</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU" data-ref-filename="14AU">AU</a></span>);</td></tr>
<tr><th id="197">197</th><td>    }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast21getRequiredPropertiesEv" title='(anonymous namespace)::RegAllocFast::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RegAllocFast::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="200">200</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="201">201</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoPHIs">NoPHIs</a>);</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast16getSetPropertiesEv" title='(anonymous namespace)::RegAllocFast::getSetProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RegAllocFast::getSetProperties() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16getSetPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16getSetPropertiesEv">getSetProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="205">205</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="206">206</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast20getClearedPropertiesEv" title='(anonymous namespace)::RegAllocFast::getClearedProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RegAllocFast::getClearedProperties() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast20getClearedPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast20getClearedPropertiesEv">getClearedProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="211">211</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::IsSSA" title='llvm::MachineFunctionProperties::Property::IsSSA' data-ref="llvm::MachineFunctionProperties::Property::IsSSA" data-ref-filename="llvm..MachineFunctionProperties..Property..IsSSA">IsSSA</a>);</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>private</b>:</td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegAllocFast::runOnMachineFunction' data-type='bool (anonymous namespace)::RegAllocFast::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF" data-ref-filename="15MF">MF</dfn>) override;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-type='void (anonymous namespace)::RegAllocFast::allocateBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB" data-ref-filename="16MBB">MBB</dfn>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::addRegClassDefCounts' data-type='void (anonymous namespace)::RegAllocFast::addRegClassDefCounts(std::vector&lt;unsigned int&gt; &amp; RegClassDefCounts, llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE">addRegClassDefCounts</a>(<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="17RegClassDefCounts" title='RegClassDefCounts' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="17RegClassDefCounts" data-ref-filename="17RegClassDefCounts">RegClassDefCounts</dfn>,</td></tr>
<tr><th id="220">220</th><td>                              <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='llvm::Register' data-ref="18Reg" data-ref-filename="18Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-type='void (anonymous namespace)::RegAllocFast::allocateInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>);</td></tr>
<tr><th id="223">223</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-type='void (anonymous namespace)::RegAllocFast::handleDebugValue(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn>);</td></tr>
<tr><th id="224">224</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleBundle' data-type='void (anonymous namespace)::RegAllocFast::handleBundle(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE">handleBundle</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI" data-ref-filename="21MI">MI</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::usePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">usePhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="23PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="23PhysReg" data-ref-filename="23PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="227">227</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::definePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt">definePhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI" data-ref-filename="24MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="25PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="25PhysReg" data-ref-filename="25PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="228">228</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::displacePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="27PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="27PhysReg" data-ref-filename="27PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="229">229</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" title='(anonymous namespace)::RegAllocFast::freePhysReg' data-type='void (anonymous namespace)::RegAllocFast::freePhysReg(llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt">freePhysReg</a>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="28PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="28PhysReg" data-ref-filename="28PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <em>unsigned</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-type='unsigned int (anonymous namespace)::RegAllocFast::calcSpillCost(llvm::MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="29PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="29PhysReg" data-ref-filename="29PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-type='LiveRegMap::iterator (anonymous namespace)::RegAllocFast::findLiveVirtReg(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="30VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="30VirtReg" data-ref-filename="30VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-use='c' data-ref="_ZN4llvm9SparseSet4findERKNT0_13argument_typeE" data-ref-filename="_ZN4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg" data-ref-filename="30VirtReg">VirtReg</a>));</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..const_iterator">const_iterator</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-type='LiveRegMap::const_iterator (anonymous namespace)::RegAllocFast::findLiveVirtReg(llvm::Register VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="31VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="31VirtReg" data-ref-filename="31VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="238">238</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-use='c' data-ref="_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE" data-ref-filename="_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31VirtReg" title='VirtReg' data-ref="31VirtReg" data-ref-filename="31VirtReg">VirtReg</a>));</td></tr>
<tr><th id="239">239</th><td>    }</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-type='void (anonymous namespace)::RegAllocFast::assignVirtToPhysReg(llvm::MachineInstr &amp; MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; , llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI" data-ref-filename="32MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a> &amp;, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="33PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="33PhysReg" data-ref-filename="33PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="242">242</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-type='void (anonymous namespace)::RegAllocFast::allocVirtReg(llvm::MachineInstr &amp; MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR, llvm::Register Hint, bool LookAtPhysRegUses = false)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">allocVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="34MI" data-ref-filename="34MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a> &amp;<dfn class="local col5 decl" id="35LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="35LR" data-ref-filename="35LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="36Hint" title='Hint' data-type='llvm::Register' data-ref="36Hint" data-ref-filename="36Hint">Hint</dfn>,</td></tr>
<tr><th id="243">243</th><td>                      <em>bool</em> <dfn class="local col7 decl" id="37LookAtPhysRegUses" title='LookAtPhysRegUses' data-type='bool' data-ref="37LookAtPhysRegUses" data-ref-filename="37LookAtPhysRegUses">LookAtPhysRegUses</dfn> = <b>false</b>);</td></tr>
<tr><th id="244">244</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-type='void (anonymous namespace)::RegAllocFast::allocVirtRegUndef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="38MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="38MO" data-ref-filename="38MO">MO</dfn>);</td></tr>
<tr><th id="245">245</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::assignDanglingDebugValues' data-type='void (anonymous namespace)::RegAllocFast::assignDanglingDebugValues(llvm::MachineInstr &amp; Def, llvm::Register VirtReg, llvm::MCPhysReg Reg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt">assignDanglingDebugValues</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39Def" title='Def' data-type='llvm::MachineInstr &amp;' data-ref="39Def" data-ref-filename="39Def">Def</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="40VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="40VirtReg" data-ref-filename="40VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                   <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="41Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="41Reg" data-ref-filename="41Reg">Reg</dfn>);</td></tr>
<tr><th id="247">247</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::defineLiveThroughVirtReg' data-type='void (anonymous namespace)::RegAllocFast::defineLiveThroughVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">defineLiveThroughVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43OpNum" title='OpNum' data-type='unsigned int' data-ref="43OpNum" data-ref-filename="43OpNum">OpNum</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="44VirtReg" data-ref-filename="44VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="249">249</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-type='void (anonymous namespace)::RegAllocFast::defineVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg, bool LookAtPhysRegUses = false)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">defineVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI" data-ref-filename="45MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46OpNum" title='OpNum' data-type='unsigned int' data-ref="46OpNum" data-ref-filename="46OpNum">OpNum</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="47VirtReg" data-ref-filename="47VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="250">250</th><td>                       <em>bool</em> <dfn class="local col8 decl" id="48LookAtPhysRegUses" title='LookAtPhysRegUses' data-type='bool' data-ref="48LookAtPhysRegUses" data-ref-filename="48LookAtPhysRegUses">LookAtPhysRegUses</dfn> = <b>false</b>);</td></tr>
<tr><th id="251">251</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::useVirtReg' data-type='void (anonymous namespace)::RegAllocFast::useVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">useVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI" data-ref-filename="49MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50OpNum" title='OpNum' data-type='unsigned int' data-ref="50OpNum" data-ref-filename="50OpNum">OpNum</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="51VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="51VirtReg" data-ref-filename="51VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="254">254</th><td>    <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" title='(anonymous namespace)::RegAllocFast::getMBBBeginInsertionPoint' data-type='MachineBasicBlock::iterator (anonymous namespace)::RegAllocFast::getMBBBeginInsertionPoint(llvm::MachineBasicBlock &amp; MBB, SmallSet&lt;llvm::Register, 2&gt; &amp; PrologLiveIns) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">getMBBBeginInsertionPoint</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB" data-ref-filename="52MBB">MBB</dfn>,</td></tr>
<tr><th id="255">255</th><td>                              <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; &amp;<dfn class="local col3 decl" id="53PrologLiveIns" title='PrologLiveIns' data-type='SmallSet&lt;llvm::Register, 2&gt; &amp;' data-ref="53PrologLiveIns" data-ref-filename="53PrologLiveIns">PrologLiveIns</dfn>) <em>const</em>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::reloadAtBegin' data-type='void (anonymous namespace)::RegAllocFast::reloadAtBegin(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE">reloadAtBegin</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="54MBB" data-ref-filename="54MBB">MBB</dfn>);</td></tr>
<tr><th id="258">258</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-type='void (anonymous namespace)::RegAllocFast::setPhysReg(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; MO, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="56MO" data-ref-filename="56MO">MO</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="57PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="57PhysReg" data-ref-filename="57PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopies' data-type='llvm::Register (anonymous namespace)::RegAllocFast::traceCopies(llvm::Register VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">traceCopies</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="58VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="58VirtReg" data-ref-filename="58VirtReg">VirtReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="261">261</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-type='llvm::Register (anonymous namespace)::RegAllocFast::traceCopyChain(llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE">traceCopyChain</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='llvm::Register' data-ref="59Reg" data-ref-filename="59Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <em>int</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-type='int (anonymous namespace)::RegAllocFast::getStackSpaceFor(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">getStackSpaceFor</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="60VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="60VirtReg" data-ref-filename="60VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="264">264</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" title='(anonymous namespace)::RegAllocFast::spill' data-type='void (anonymous namespace)::RegAllocFast::spill(MachineBasicBlock::iterator Before, llvm::Register VirtReg, llvm::MCPhysReg AssignedReg, bool Kill, bool LiveOut)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb">spill</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="61Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="61Before" data-ref-filename="61Before">Before</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="62VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="62VirtReg" data-ref-filename="62VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="265">265</th><td>               <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="63AssignedReg" title='AssignedReg' data-type='llvm::MCPhysReg' data-ref="63AssignedReg" data-ref-filename="63AssignedReg">AssignedReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="64Kill" title='Kill' data-type='bool' data-ref="64Kill" data-ref-filename="64Kill">Kill</dfn>, <em>bool</em> <dfn class="local col5 decl" id="65LiveOut" title='LiveOut' data-type='bool' data-ref="65LiveOut" data-ref-filename="65LiveOut">LiveOut</dfn>);</td></tr>
<tr><th id="266">266</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::reload' data-type='void (anonymous namespace)::RegAllocFast::reload(MachineBasicBlock::iterator Before, llvm::Register VirtReg, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">reload</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="66Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="66Before" data-ref-filename="66Before">Before</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="67VirtReg" data-ref-filename="67VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="267">267</th><td>                <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="68PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="68PhysReg" data-ref-filename="68PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveOut(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE">mayLiveOut</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="69VirtReg" data-ref-filename="69VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="270">270</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveIn(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE">mayLiveIn</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="70VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="70VirtReg" data-ref-filename="70VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <em>void</em> <dfn class="tu decl fn" id="_ZNK12_GLOBAL__N_112RegAllocFast9dumpStateEv" title='(anonymous namespace)::RegAllocFast::dumpState' data-type='void (anonymous namespace)::RegAllocFast::dumpState() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast9dumpStateEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast9dumpStateEv">dumpState</dfn>() <em>const</em>;</td></tr>
<tr><th id="273">273</th><td>  };</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-type='char' data-ref="(anonymousnamespace)::RegAllocFast::ID" data-ref-filename="(anonymousnamespace)..RegAllocFast..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#37" title="static void *initializeRegAllocFastPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Fast Register Allocator&quot;, &quot;regallocfast&quot;, &amp;RegAllocFast::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RegAllocFast&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRegAllocFastPassFlag; void llvm::initializeRegAllocFastPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRegAllocFastPassFlag, initializeRegAllocFastPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>, <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"regallocfast"</q>, <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Fast Register Allocator"</q>, <b>false</b>,</td></tr>
<tr><th id="280">280</th><td>                <b>false</b>)</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-type='void (anonymous namespace)::RegAllocFast::setPhysRegState(llvm::MCPhysReg PhysReg, unsigned int NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="71PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="71PhysReg" data-ref-filename="71PhysReg">PhysReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72NewState" title='NewState' data-type='unsigned int' data-ref="72NewState" data-ref-filename="72NewState">NewState</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="73UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="73UI" data-ref-filename="73UI">UI</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#71PhysReg" title='PhysReg' data-ref="71PhysReg" data-ref-filename="71PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col3 ref" href="#73UI" title='UI' data-ref="73UI" data-ref-filename="73UI">UI</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#73UI" title='UI' data-ref="73UI" data-ref-filename="73UI">UI</a>)</td></tr>
<tr><th id="284">284</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#73UI" title='UI' data-ref="73UI" data-ref-filename="73UI">UI</a>]</span> = <a class="local col2 ref" href="#72NewState" title='NewState' data-ref="72NewState" data-ref-filename="72NewState">NewState</a>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" title='(anonymous namespace)::RegAllocFast::isPhysRegFree' data-type='bool (anonymous namespace)::RegAllocFast::isPhysRegFree(llvm::MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt">isPhysRegFree</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="74PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="74PhysReg" data-ref-filename="74PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="75UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="75UI" data-ref-filename="75UI">UI</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#74PhysReg" title='PhysReg' data-ref="74PhysReg" data-ref-filename="74PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col5 ref" href="#75UI" title='UI' data-ref="75UI" data-ref-filename="75UI">UI</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#75UI" title='UI' data-ref="75UI" data-ref-filename="75UI">UI</a>) {</td></tr>
<tr><th id="289">289</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#75UI" title='UI' data-ref="75UI" data-ref-filename="75UI">UI</a>]</span> != <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>)</td></tr>
<tr><th id="290">290</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="291">291</th><td>  }</td></tr>
<tr><th id="292">292</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="293">293</th><td>}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">/// This allocates space for the specified virtual register to be held on the</i></td></tr>
<tr><th id="296">296</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">/// stack.</i></td></tr>
<tr><th id="297">297</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-type='int (anonymous namespace)::RegAllocFast::getStackSpaceFor(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">getStackSpaceFor</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="76VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="76VirtReg" data-ref-filename="76VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="298">298</th><td>  <i>// Find the location Reg would belong...</i></td></tr>
<tr><th id="299">299</th><td>  <em>int</em> <dfn class="local col7 decl" id="77SS" title='SS' data-type='int' data-ref="77SS" data-ref-filename="77SS">SS</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE" data-ref-filename="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76VirtReg" title='VirtReg' data-ref="76VirtReg" data-ref-filename="76VirtReg">VirtReg</a>]</a>;</td></tr>
<tr><th id="300">300</th><td>  <i>// Already has space allocated?</i></td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col7 ref" href="#77SS" title='SS' data-ref="77SS" data-ref-filename="77SS">SS</a> != -<var>1</var>)</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <a class="local col7 ref" href="#77SS" title='SS' data-ref="77SS" data-ref-filename="77SS">SS</a>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// Allocate a new stack object for this spill location...</i></td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="78RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="78RC" data-ref-filename="78RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76VirtReg" title='VirtReg' data-ref="76VirtReg" data-ref-filename="76VirtReg">VirtReg</a>);</td></tr>
<tr><th id="306">306</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79Size" title='Size' data-type='unsigned int' data-ref="79Size" data-ref-filename="79Size">Size</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col8 ref" href="#78RC" title='RC' data-ref="78RC" data-ref-filename="78RC">RC</a>);</td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col0 decl" id="80Alignment" title='Alignment' data-type='llvm::Align' data-ref="80Alignment" data-ref-filename="80Alignment">Alignment</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlign' data-ref="_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13getSpillAlignERKNS_19TargetRegisterClassE">getSpillAlign</a>(<a class="local col8 ref" href="#78RC" title='RC' data-ref="78RC" data-ref-filename="78RC">RC</a>);</td></tr>
<tr><th id="308">308</th><td>  <em>int</em> <dfn class="local col1 decl" id="81FrameIdx" title='FrameIdx' data-type='int' data-ref="81FrameIdx" data-ref-filename="81FrameIdx">FrameIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MFI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MFI">MFI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" data-ref-filename="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE">CreateSpillStackObject</a>(<a class="local col9 ref" href="#79Size" title='Size' data-ref="79Size" data-ref-filename="79Size">Size</a>, <a class="ref fn fake" href="../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#80Alignment" title='Alignment' data-ref="80Alignment" data-ref-filename="80Alignment">Alignment</a>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Assign the slot.</i></td></tr>
<tr><th id="311">311</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE" data-ref-filename="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76VirtReg" title='VirtReg' data-ref="76VirtReg" data-ref-filename="76VirtReg">VirtReg</a>]</a> = <a class="local col1 ref" href="#81FrameIdx" title='FrameIdx' data-ref="81FrameIdx" data-ref-filename="81FrameIdx">FrameIdx</a>;</td></tr>
<tr><th id="312">312</th><td>  <b>return</b> <a class="local col1 ref" href="#81FrameIdx" title='FrameIdx' data-ref="81FrameIdx" data-ref-filename="81FrameIdx">FrameIdx</a>;</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_" title='dominates' data-type='bool dominates(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::const_iterator A, MachineBasicBlock::const_iterator B)' data-ref="_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_" data-ref-filename="_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_">dominates</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="82MBB" data-ref-filename="82MBB">MBB</dfn>,</td></tr>
<tr><th id="316">316</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col3 decl" id="83A" title='A' data-type='MachineBasicBlock::const_iterator' data-ref="83A" data-ref-filename="83A">A</dfn>,</td></tr>
<tr><th id="317">317</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col4 decl" id="84B" title='B' data-type='MachineBasicBlock::const_iterator' data-ref="84B" data-ref-filename="84B">B</dfn>) {</td></tr>
<tr><th id="318">318</th><td>  <em>auto</em> <dfn class="local col5 decl" id="85MBBEnd" title='MBBEnd' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="85MBBEnd" data-ref-filename="85MBBEnd">MBBEnd</dfn> = <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB" data-ref-filename="82MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col5 ref" href="#85MBBEnd" title='MBBEnd' data-ref="85MBBEnd" data-ref-filename="85MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col6 decl" id="86I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="86I" data-ref-filename="86I">I</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB" data-ref-filename="82MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="323">323</th><td>  <b>for</b> (; &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86I" title='I' data-ref="86I" data-ref-filename="86I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col3 ref" href="#83A" title='A' data-ref="83A" data-ref-filename="83A">A</a> &amp;&amp; &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86I" title='I' data-ref="86I" data-ref-filename="86I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmneENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a>; <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#86I" title='I' data-ref="86I" data-ref-filename="86I">I</a>)</td></tr>
<tr><th id="324">324</th><td>    ;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>return</b> &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86I" title='I' data-ref="86I" data-ref-filename="86I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col3 ref" href="#83A" title='A' data-ref="83A" data-ref-filename="83A">A</a>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE">/// Returns false if<span class="command"> \p</span> <span class="arg">VirtReg</span> is known to not live out of the current block.</i></td></tr>
<tr><th id="330">330</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveOut(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE">mayLiveOut</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="87VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="331">331</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>))) {</td></tr>
<tr><th id="332">332</th><td>    <i>// Cannot be live-out if there are no successors.</i></td></tr>
<tr><th id="333">333</th><td>    <b>return</b> !<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>();</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="88SelfLoopDef" title='SelfLoopDef' data-type='const llvm::MachineInstr *' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i>// If this block loops back to itself, it is necessary to check whether the</i></td></tr>
<tr><th id="339">339</th><td><i>  // use comes after the def.</i></td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>)) {</td></tr>
<tr><th id="341">341</th><td>    <a class="local col8 ref" href="#88SelfLoopDef" title='SelfLoopDef' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</a> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>);</td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (!<a class="local col8 ref" href="#88SelfLoopDef" title='SelfLoopDef' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</a>) {</td></tr>
<tr><th id="343">343</th><td>      <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>));</td></tr>
<tr><th id="344">344</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="345">345</th><td>    }</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i>// See if the first \p Limit uses of the register are all in the current</i></td></tr>
<tr><th id="349">349</th><td><i>  // block.</i></td></tr>
<tr><th id="350">350</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="89Limit" title='Limit' data-type='const unsigned int' data-ref="89Limit" data-ref-filename="89Limit">Limit</dfn> = <var>8</var>;</td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90C" title='C' data-type='unsigned int' data-ref="90C" data-ref-filename="90C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="352">352</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91UseInst" title='UseInst' data-type='const llvm::MachineInstr &amp;' data-ref="91UseInst" data-ref-filename="91UseInst">UseInst</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col1 ref" href="#91UseInst" title='UseInst' data-ref="91UseInst" data-ref-filename="91UseInst">UseInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a> || ++<a class="local col0 ref" href="#90C" title='C' data-ref="90C" data-ref-filename="90C">C</a> &gt;= <a class="local col9 ref" href="#89Limit" title='Limit' data-ref="89Limit" data-ref-filename="89Limit">Limit</a>) {</td></tr>
<tr><th id="354">354</th><td>      <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>));</td></tr>
<tr><th id="355">355</th><td>      <i>// Cannot be live-out if there are no successors.</i></td></tr>
<tr><th id="356">356</th><td>      <b>return</b> !<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>();</td></tr>
<tr><th id="357">357</th><td>    }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="local col8 ref" href="#88SelfLoopDef" title='SelfLoopDef' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</a>) {</td></tr>
<tr><th id="360">360</th><td>      <i>// Try to handle some simple cases to avoid spilling and reloading every</i></td></tr>
<tr><th id="361">361</th><td><i>      // value inside a self looping block.</i></td></tr>
<tr><th id="362">362</th><td>      <b>if</b> (<a class="local col8 ref" href="#88SelfLoopDef" title='SelfLoopDef' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</a> == &amp;<a class="local col1 ref" href="#91UseInst" title='UseInst' data-ref="91UseInst" data-ref-filename="91UseInst">UseInst</a> ||</td></tr>
<tr><th id="363">363</th><td>          !<a class="tu ref fn" href="#_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_" title='dominates' data-use='c' data-ref="_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_" data-ref-filename="_ZL9dominatesRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES5_">dominates</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#88SelfLoopDef" title='SelfLoopDef' data-ref="88SelfLoopDef" data-ref-filename="88SelfLoopDef">SelfLoopDef</a>-&gt;<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col1 ref" href="#91UseInst" title='UseInst' data-ref="91UseInst" data-ref-filename="91UseInst">UseInst</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())) {</td></tr>
<tr><th id="364">364</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87VirtReg" title='VirtReg' data-ref="87VirtReg" data-ref-filename="87VirtReg">VirtReg</a>));</td></tr>
<tr><th id="365">365</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="366">366</th><td>      }</td></tr>
<tr><th id="367">367</th><td>    }</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE">/// Returns false if<span class="command"> \p</span> <span class="arg">VirtReg</span> is known to not be live into the current block.</i></td></tr>
<tr><th id="374">374</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveIn(llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE">mayLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="92VirtReg" data-ref-filename="92VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92VirtReg" title='VirtReg' data-ref="92VirtReg" data-ref-filename="92VirtReg">VirtReg</a>)))</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> !<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>();</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i>// See if the first \p Limit def of the register are all in the current block.</i></td></tr>
<tr><th id="379">379</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="93Limit" title='Limit' data-type='const unsigned int' data-ref="93Limit" data-ref-filename="93Limit">Limit</dfn> = <var>8</var>;</td></tr>
<tr><th id="380">380</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94C" title='C' data-type='unsigned int' data-ref="94C" data-ref-filename="94C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="381">381</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95DefInst" title='DefInst' data-type='const llvm::MachineInstr &amp;' data-ref="95DefInst" data-ref-filename="95DefInst">DefInst</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92VirtReg" title='VirtReg' data-ref="92VirtReg" data-ref-filename="92VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="382">382</th><td>    <b>if</b> (<a class="local col5 ref" href="#95DefInst" title='DefInst' data-ref="95DefInst" data-ref-filename="95DefInst">DefInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a> || ++<a class="local col4 ref" href="#94C" title='C' data-ref="94C" data-ref-filename="94C">C</a> &gt;= <a class="local col3 ref" href="#93Limit" title='Limit' data-ref="93Limit" data-ref-filename="93Limit">Limit</a>) {</td></tr>
<tr><th id="383">383</th><td>      <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13virtReg2IndexES0_" title='llvm::Register::virtReg2Index' data-ref="_ZN4llvm8Register13virtReg2IndexES0_" data-ref-filename="_ZN4llvm8Register13virtReg2IndexES0_">virtReg2Index</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92VirtReg" title='VirtReg' data-ref="92VirtReg" data-ref-filename="92VirtReg">VirtReg</a>));</td></tr>
<tr><th id="384">384</th><td>      <b>return</b> !<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>();</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb">/// Insert spill instruction for<span class="command"> \p</span> <span class="arg">AssignedReg</span> before<span class="command"> \p</span> <span class="arg">Before.</span> Update</i></td></tr>
<tr><th id="392">392</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb">/// DBG_VALUEs with<span class="command"> \p</span> <span class="arg">VirtReg</span> operands with the stack slot.</i></td></tr>
<tr><th id="393">393</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" title='(anonymous namespace)::RegAllocFast::spill' data-type='void (anonymous namespace)::RegAllocFast::spill(MachineBasicBlock::iterator Before, llvm::Register VirtReg, llvm::MCPhysReg AssignedReg, bool Kill, bool LiveOut)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb">spill</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="96Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="96Before" data-ref-filename="96Before">Before</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="97VirtReg" data-ref-filename="97VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="394">394</th><td>                         <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="98AssignedReg" title='AssignedReg' data-type='llvm::MCPhysReg' data-ref="98AssignedReg" data-ref-filename="98AssignedReg">AssignedReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="99Kill" title='Kill' data-type='bool' data-ref="99Kill" data-ref-filename="99Kill">Kill</dfn>, <em>bool</em> <dfn class="local col0 decl" id="100LiveOut" title='LiveOut' data-type='bool' data-ref="100LiveOut" data-ref-filename="100LiveOut">LiveOut</dfn>) {</td></tr>
<tr><th id="395">395</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Spilling "</q> &lt;&lt; printReg(VirtReg, TRI)</td></tr>
<tr><th id="396">396</th><td>                    &lt;&lt; <q>" in "</q> &lt;&lt; printReg(AssignedReg, TRI));</td></tr>
<tr><th id="397">397</th><td>  <em>int</em> <dfn class="local col1 decl" id="101FI" title='FI' data-type='int' data-ref="101FI" data-ref-filename="101FI">FI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">getStackSpaceFor</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97VirtReg" title='VirtReg' data-ref="97VirtReg" data-ref-filename="97VirtReg">VirtReg</a>);</td></tr>
<tr><th id="398">398</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" to stack slot #"</q> &lt;&lt; FI &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="102RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="102RC" data-ref-filename="102RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97VirtReg" title='VirtReg' data-ref="97VirtReg" data-ref-filename="97VirtReg">VirtReg</a>);</td></tr>
<tr><th id="401">401</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_199263263" title='llvm::TargetInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_199263263" data-ref-filename="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_199263263">storeRegToStackSlot</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96Before" title='Before' data-ref="96Before" data-ref-filename="96Before">Before</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#98AssignedReg" title='AssignedReg' data-ref="98AssignedReg" data-ref-filename="98AssignedReg">AssignedReg</a>, <a class="local col9 ref" href="#99Kill" title='Kill' data-ref="99Kill" data-ref-filename="99Kill">Kill</a>, <a class="local col1 ref" href="#101FI" title='FI' data-ref="101FI" data-ref-filename="101FI">FI</a>, &amp;<a class="local col2 ref" href="#102RC" title='RC' data-ref="102RC" data-ref-filename="102RC">RC</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>);</td></tr>
<tr><th id="402">402</th><td>  <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#55" title='NumStores' data-ref="NumStores" data-ref-filename="NumStores">NumStores</a>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="103FirstTerm" title='FirstTerm' data-type='MachineBasicBlock::iterator' data-ref="103FirstTerm" data-ref-filename="103FirstTerm">FirstTerm</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// When we spill a virtual register, we will have spill instructions behind</i></td></tr>
<tr><th id="407">407</th><td><i>  // every definition of it, meaning we can switch all the DBG_VALUEs over</i></td></tr>
<tr><th id="408">408</th><td><i>  // to just reference the stack slot.</i></td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="104LRIDbgValues" title='LRIDbgValues' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="104LRIDbgValues" data-ref-filename="104LRIDbgValues">LRIDbgValues</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveDbgValueMap">LiveDbgValueMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97VirtReg" title='VirtReg' data-ref="97VirtReg" data-ref-filename="97VirtReg">VirtReg</a>]</a>;</td></tr>
<tr><th id="410">410</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105DBG" title='DBG' data-type='llvm::MachineInstr *' data-ref="105DBG" data-ref-filename="105DBG">DBG</dfn> : <a class="local col4 ref" href="#104LRIDbgValues" title='LRIDbgValues' data-ref="104LRIDbgValues" data-ref-filename="104LRIDbgValues">LRIDbgValues</a>) {</td></tr>
<tr><th id="411">411</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="106NewDV" title='NewDV' data-type='llvm::MachineInstr *' data-ref="106NewDV" data-ref-filename="106NewDV">NewDV</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm21buildDbgValueForSpillERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS3_i" title='llvm::buildDbgValueForSpill' data-ref="_ZN4llvm21buildDbgValueForSpillERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS3_i" data-ref-filename="_ZN4llvm21buildDbgValueForSpillERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS3_i">buildDbgValueForSpill</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96Before" title='Before' data-ref="96Before" data-ref-filename="96Before">Before</a>, *<a class="local col5 ref" href="#105DBG" title='DBG' data-ref="105DBG" data-ref-filename="105DBG">DBG</a>, <a class="local col1 ref" href="#101FI" title='FI' data-ref="101FI" data-ref-filename="101FI">FI</a>);</td></tr>
<tr><th id="412">412</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewDV-&gt;getParent() == MBB &amp;&amp; <q>"dangling parent pointer"</q>);</td></tr>
<tr><th id="413">413</th><td>    (<em>void</em>)<a class="local col6 ref" href="#106NewDV" title='NewDV' data-ref="106NewDV" data-ref-filename="106NewDV">NewDV</a>;</td></tr>
<tr><th id="414">414</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Inserting debug info due to spill:\n"</q> &lt;&lt; *NewDV);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (<a class="local col0 ref" href="#100LiveOut" title='LiveOut' data-ref="100LiveOut" data-ref-filename="100LiveOut">LiveOut</a>) {</td></tr>
<tr><th id="417">417</th><td>      <i>// We need to insert a DBG_VALUE at the end of the block if the spill slot</i></td></tr>
<tr><th id="418">418</th><td><i>      // is live out, but there is another use of the value after the</i></td></tr>
<tr><th id="419">419</th><td><i>      // spill. This will allow LiveDebugValues to see the correct live out</i></td></tr>
<tr><th id="420">420</th><td><i>      // value to propagate to the successors.</i></td></tr>
<tr><th id="421">421</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="107ClonedDV" title='ClonedDV' data-type='llvm::MachineInstr *' data-ref="107ClonedDV" data-ref-filename="107ClonedDV">ClonedDV</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col6 ref" href="#106NewDV" title='NewDV' data-ref="106NewDV" data-ref-filename="106NewDV">NewDV</a>);</td></tr>
<tr><th id="422">422</th><td>      <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103FirstTerm" title='FirstTerm' data-ref="103FirstTerm" data-ref-filename="103FirstTerm">FirstTerm</a>, <a class="local col7 ref" href="#107ClonedDV" title='ClonedDV' data-ref="107ClonedDV" data-ref-filename="107ClonedDV">ClonedDV</a>);</td></tr>
<tr><th id="423">423</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Cloning debug info due to live out spill\n"</q>);</td></tr>
<tr><th id="424">424</th><td>    }</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <i>// Rewrite unassigned dbg_values to use the stack slot.</i></td></tr>
<tr><th id="427">427</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="108MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="108MO" data-ref-filename="108MO">MO</dfn> = <a class="local col5 ref" href="#105DBG" title='DBG' data-ref="105DBG" data-ref-filename="105DBG">DBG</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="429">429</th><td>      <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi" title='llvm::updateDbgValueForSpill' data-ref="_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi" data-ref-filename="_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi">updateDbgValueForSpill</a>(<span class='refarg'>*<a class="local col5 ref" href="#105DBG" title='DBG' data-ref="105DBG" data-ref-filename="105DBG">DBG</a></span>, <a class="local col1 ref" href="#101FI" title='FI' data-ref="101FI" data-ref-filename="101FI">FI</a>);</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <i>// Now this register is spilled there is should not be any DBG_VALUE</i></td></tr>
<tr><th id="432">432</th><td><i>  // pointing to this register because they are all pointing to spilled value</i></td></tr>
<tr><th id="433">433</th><td><i>  // now.</i></td></tr>
<tr><th id="434">434</th><td>  <a class="local col4 ref" href="#104LRIDbgValues" title='LRIDbgValues' data-ref="104LRIDbgValues" data-ref-filename="104LRIDbgValues">LRIDbgValues</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">/// Insert reload instruction for<span class="command"> \p</span> <span class="arg">PhysReg</span> before<span class="command"> \p</span> <span class="arg">Before.</span></i></td></tr>
<tr><th id="438">438</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::reload' data-type='void (anonymous namespace)::RegAllocFast::reload(MachineBasicBlock::iterator Before, llvm::Register VirtReg, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">reload</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="109Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="109Before" data-ref-filename="109Before">Before</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="110VirtReg" data-ref-filename="110VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="439">439</th><td>                          <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="111PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="111PhysReg" data-ref-filename="111PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="440">440</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Reloading "</q> &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; <q>" into "</q></td></tr>
<tr><th id="441">441</th><td>                    &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="442">442</th><td>  <em>int</em> <dfn class="local col2 decl" id="112FI" title='FI' data-type='int' data-ref="112FI" data-ref-filename="112FI">FI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEN4llvm8RegisterE">getStackSpaceFor</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110VirtReg" title='VirtReg' data-ref="110VirtReg" data-ref-filename="110VirtReg">VirtReg</a>);</td></tr>
<tr><th id="443">443</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="113RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="113RC" data-ref-filename="113RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110VirtReg" title='VirtReg' data-ref="110VirtReg" data-ref-filename="110VirtReg">VirtReg</a>);</td></tr>
<tr><th id="444">444</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_1912192703" title='llvm::TargetInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_1912192703" data-ref-filename="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_1912192703">loadRegFromStackSlot</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#109Before" title='Before' data-ref="109Before" data-ref-filename="109Before">Before</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg" data-ref-filename="111PhysReg">PhysReg</a>, <a class="local col2 ref" href="#112FI" title='FI' data-ref="112FI" data-ref-filename="112FI">FI</a>, &amp;<a class="local col3 ref" href="#113RC" title='RC' data-ref="113RC" data-ref-filename="113RC">RC</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>);</td></tr>
<tr><th id="445">445</th><td>  <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#56" title='NumLoads' data-ref="NumLoads" data-ref-filename="NumLoads">NumLoads</a>;</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">/// Get basic block begin insertion point.</i></td></tr>
<tr><th id="449">449</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">/// This is not just MBB.begin() because surprisingly we have EH_LABEL</i></td></tr>
<tr><th id="450">450</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">/// instructions marking the begin of a basic block. This means we must insert</i></td></tr>
<tr><th id="451">451</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">/// new instructions after such labels...</i></td></tr>
<tr><th id="452">452</th><td><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="453">453</th><td><a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" title='(anonymous namespace)::RegAllocFast::getMBBBeginInsertionPoint' data-type='MachineBasicBlock::iterator (anonymous namespace)::RegAllocFast::getMBBBeginInsertionPoint(llvm::MachineBasicBlock &amp; MBB, SmallSet&lt;llvm::Register, 2&gt; &amp; PrologLiveIns) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">getMBBBeginInsertionPoint</dfn>(</td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB" data-ref-filename="114MBB">MBB</dfn>, <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; &amp;<dfn class="local col5 decl" id="115PrologLiveIns" title='PrologLiveIns' data-type='SmallSet&lt;llvm::Register, 2&gt; &amp;' data-ref="115PrologLiveIns" data-ref-filename="115PrologLiveIns">PrologLiveIns</dfn>) <em>const</em> {</td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="116I" title='I' data-type='MachineBasicBlock::iterator' data-ref="116I" data-ref-filename="116I">I</dfn> = <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="456">456</th><td>  <b>while</b> (<a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7isLabelEv" title='llvm::MachineInstr::isLabel' data-ref="_ZNK4llvm12MachineInstr7isLabelEv" data-ref-filename="_ZNK4llvm12MachineInstr7isLabelEv">isLabel</a>()) {</td></tr>
<tr><th id="458">458</th><td>      <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>;</td></tr>
<tr><th id="459">459</th><td>      <b>continue</b>;</td></tr>
<tr><th id="460">460</th><td>    }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>    <i>// Most reloads should be inserted after prolog instructions.</i></td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</a>(<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>))</td></tr>
<tr><th id="464">464</th><td>      <b>break</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>    <i>// However if a prolog instruction reads a register that needs to be</i></td></tr>
<tr><th id="467">467</th><td><i>    // reloaded, the reload should be inserted before the prolog.</i></td></tr>
<tr><th id="468">468</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="117MO" data-ref-filename="117MO">MO</dfn> : <a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="469">469</th><td>      <b>if</b> (<a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO" data-ref-filename="117MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="470">470</th><td>        <a class="local col5 ref" href="#115PrologLiveIns" title='PrologLiveIns' data-ref="115PrologLiveIns" data-ref-filename="115PrologLiveIns">PrologLiveIns</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO" data-ref-filename="117MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="471">471</th><td>    }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>;</td></tr>
<tr><th id="474">474</th><td>  }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <b>return</b> <a class="local col6 ref" href="#116I" title='I' data-ref="116I" data-ref-filename="116I">I</a>;</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE">/// Reload all currently assigned virtual registers.</i></td></tr>
<tr><th id="480">480</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::reloadAtBegin' data-type='void (anonymous namespace)::RegAllocFast::reloadAtBegin(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE">reloadAtBegin</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="118MBB" data-ref-filename="118MBB">MBB</dfn>) {</td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5emptyEv" title='llvm::SparseSet::empty' data-use='c' data-ref="_ZNK4llvm9SparseSet5emptyEv" data-ref-filename="_ZNK4llvm9SparseSet5emptyEv">empty</a>())</td></tr>
<tr><th id="482">482</th><td>    <b>return</b>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair" title='llvm::MachineBasicBlock::RegisterMaskPair' data-ref="llvm::MachineBasicBlock::RegisterMaskPair" data-ref-filename="llvm..MachineBasicBlock..RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col9 decl" id="119P" title='P' data-type='MachineBasicBlock::RegisterMaskPair' data-ref="119P" data-ref-filename="119P">P</dfn> : <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="485">485</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="120Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="120Reg" data-ref-filename="120Reg">Reg</dfn> = <a class="local col9 ref" href="#119P" title='P' data-ref="119P" data-ref-filename="119P">P</a>.<a class="ref field" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" data-ref-filename="llvm..MachineBasicBlock..RegisterMaskPair..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="486">486</th><td>    <i>// Set state to live-in. This possibly overrides mappings to virtual</i></td></tr>
<tr><th id="487">487</th><td><i>    // registers but we don't care anymore at this point.</i></td></tr>
<tr><th id="488">488</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regLiveIn" title='(anonymous namespace)::RegAllocFast::regLiveIn' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regLiveIn" data-ref-filename="(anonymousnamespace)..RegAllocFast..regLiveIn">regLiveIn</a>);</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col1 decl" id="121PrologLiveIns" title='PrologLiveIns' data-type='SmallSet&lt;llvm::Register, 2&gt;' data-ref="121PrologLiveIns" data-ref-filename="121PrologLiveIns">PrologLiveIns</dfn>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <i>// The LiveRegMap is keyed by an unsigned (the virtreg number), so the order</i></td></tr>
<tr><th id="495">495</th><td><i>  // of spilling here is deterministic, if arbitrary.</i></td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="122InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="122InsertBefore" data-ref-filename="122InsertBefore">InsertBefore</dfn></td></tr>
<tr><th id="497">497</th><td>    = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" title='(anonymous namespace)::RegAllocFast::getMBBBeginInsertionPoint' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast25getMBBBeginInsertionPointERN4llvm17MachineBasicBlockERNS1_8SmallSetINS1_8RegisterELj2ESt4lessIS5_EEE">getMBBBeginInsertionPoint</a>(<span class='refarg'><a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#121PrologLiveIns" title='PrologLiveIns' data-ref="121PrologLiveIns" data-ref-filename="121PrologLiveIns">PrologLiveIns</a></span>);</td></tr>
<tr><th id="498">498</th><td>  <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a> &amp;<dfn class="local col3 decl" id="123LR" title='LR' data-type='const (anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="123LR" data-ref-filename="123LR">LR</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>) {</td></tr>
<tr><th id="499">499</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="124PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</dfn> = <a class="local col3 ref" href="#123LR" title='LR' data-ref="123LR" data-ref-filename="123LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (<a class="local col4 ref" href="#124PhysReg" title='PhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</a> == <var>0</var>)</td></tr>
<tr><th id="501">501</th><td>      <b>continue</b>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="125FirstUnit" title='FirstUnit' data-type='llvm::MCRegister' data-ref="125FirstUnit" data-ref-filename="125FirstUnit">FirstUnit</dfn> = <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#124PhysReg" title='PhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>);</td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col5 ref" href="#125FirstUnit" title='FirstUnit' data-ref="125FirstUnit" data-ref-filename="125FirstUnit">FirstUnit</a>]</span> == <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regLiveIn" title='(anonymous namespace)::RegAllocFast::regLiveIn' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regLiveIn" data-ref-filename="(anonymousnamespace)..RegAllocFast..regLiveIn">regLiveIn</a>)</td></tr>
<tr><th id="505">505</th><td>      <b>continue</b>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((&amp;MBB != &amp;MBB.getParent()-&gt;front() || IgnoreMissingDefs) &amp;&amp;</td></tr>
<tr><th id="508">508</th><td>           <q>"no reload in start block. Missing vreg def?"</q>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="local col1 ref" href="#121PrologLiveIns" title='PrologLiveIns' data-ref="121PrologLiveIns" data-ref-filename="121PrologLiveIns">PrologLiveIns</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_" data-ref-filename="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#124PhysReg" title='PhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="511">511</th><td>      <i>// FIXME: Theoretically this should use an insert point skipping labels</i></td></tr>
<tr><th id="512">512</th><td><i>      // but I'm not sure how labels should interact with prolog instruction</i></td></tr>
<tr><th id="513">513</th><td><i>      // that need reloads.</i></td></tr>
<tr><th id="514">514</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::reload' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">reload</a>(<a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123LR" title='LR' data-ref="123LR" data-ref-filename="123LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a>, <a class="local col4 ref" href="#124PhysReg" title='PhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</a>);</td></tr>
<tr><th id="515">515</th><td>    } <b>else</b></td></tr>
<tr><th id="516">516</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::reload' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">reload</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#122InsertBefore" title='InsertBefore' data-ref="122InsertBefore" data-ref-filename="122InsertBefore">InsertBefore</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123LR" title='LR' data-ref="123LR" data-ref-filename="123LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a>, <a class="local col4 ref" href="#124PhysReg" title='PhysReg' data-ref="124PhysReg" data-ref-filename="124PhysReg">PhysReg</a>);</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-use='c' data-ref="_ZN4llvm9SparseSet5clearEv" data-ref-filename="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">/// Handle the direct use of a physical register.  Check that the register is</i></td></tr>
<tr><th id="522">522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">/// not used by a virtreg. Kill the physreg, marking it free. This may add</i></td></tr>
<tr><th id="523">523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">/// implicit kills to MO-&gt;getParent() and invalidate MO.</i></td></tr>
<tr><th id="524">524</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::usePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg Reg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">usePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="126MI" data-ref-filename="126MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="127Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="127Reg" data-ref-filename="127Reg">Reg</dfn>) {</td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(Reg) &amp;&amp; <q>"expected physreg"</q>);</td></tr>
<tr><th id="526">526</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128displacedAny" title='displacedAny' data-type='bool' data-ref="128displacedAny" data-ref-filename="128displacedAny">displacedAny</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI" data-ref-filename="126MI">MI</a></span>, <a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a>);</td></tr>
<tr><th id="527">527</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>);</td></tr>
<tr><th id="528">528</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a>);</td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <a class="local col8 ref" href="#128displacedAny" title='displacedAny' data-ref="128displacedAny" data-ref-filename="128displacedAny">displacedAny</a>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::definePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg Reg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt">definePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="129MI" data-ref-filename="129MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="130Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="130Reg" data-ref-filename="130Reg">Reg</dfn>) {</td></tr>
<tr><th id="533">533</th><td>  <em>bool</em> <dfn class="local col1 decl" id="131displacedAny" title='displacedAny' data-type='bool' data-ref="131displacedAny" data-ref-filename="131displacedAny">displacedAny</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a></span>, <a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>);</td></tr>
<tr><th id="534">534</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>);</td></tr>
<tr><th id="535">535</th><td>  <b>return</b> <a class="local col1 ref" href="#131displacedAny" title='displacedAny' data-ref="131displacedAny" data-ref-filename="131displacedAny">displacedAny</a>;</td></tr>
<tr><th id="536">536</th><td>}</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">/// Mark PhysReg as reserved or free after spilling any virtregs. This is very</i></td></tr>
<tr><th id="539">539</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">/// similar to defineVirtReg except the physreg is reserved instead of</i></td></tr>
<tr><th id="540">540</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">/// allocated.</i></td></tr>
<tr><th id="541">541</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-type='bool (anonymous namespace)::RegAllocFast::displacePhysReg(llvm::MachineInstr &amp; MI, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="132MI" data-ref-filename="132MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="133PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="133PhysReg" data-ref-filename="133PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="542">542</th><td>  <em>bool</em> <dfn class="local col4 decl" id="134displacedAny" title='displacedAny' data-type='bool' data-ref="134displacedAny" data-ref-filename="134displacedAny">displacedAny</dfn> = <b>false</b>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="135UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="135UI" data-ref-filename="135UI">UI</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#133PhysReg" title='PhysReg' data-ref="133PhysReg" data-ref-filename="133PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col5 ref" href="#135UI" title='UI' data-ref="135UI" data-ref-filename="135UI">UI</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#135UI" title='UI' data-ref="135UI" data-ref-filename="135UI">UI</a>) {</td></tr>
<tr><th id="545">545</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="136Unit" title='Unit' data-type='unsigned int' data-ref="136Unit" data-ref-filename="136Unit">Unit</dfn> = <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#135UI" title='UI' data-ref="135UI" data-ref-filename="135UI">UI</a>;</td></tr>
<tr><th id="546">546</th><td>    <b>switch</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137VirtReg" title='VirtReg' data-type='unsigned int' data-ref="137VirtReg" data-ref-filename="137VirtReg"><a class="local col7 ref" href="#137VirtReg" title='VirtReg' data-ref="137VirtReg" data-ref-filename="137VirtReg">VirtReg</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#136Unit" title='Unit' data-ref="136Unit" data-ref-filename="136Unit">Unit</a>]</span>) {</td></tr>
<tr><th id="547">547</th><td>    <b>default</b>: {</td></tr>
<tr><th id="548">548</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col8 decl" id="138LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="138LRI" data-ref-filename="138LRI">LRI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137VirtReg" title='VirtReg' data-ref="137VirtReg" data-ref-filename="137VirtReg">VirtReg</a>);</td></tr>
<tr><th id="549">549</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LRI != LiveVirtRegs.end() &amp;&amp; <q>"datastructures in sync"</q>);</td></tr>
<tr><th id="550">550</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="139ReloadBefore" title='ReloadBefore' data-type='MachineBasicBlock::iterator' data-ref="139ReloadBefore" data-ref-filename="139ReloadBefore">ReloadBefore</dfn> =</td></tr>
<tr><th id="551">551</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE">(</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>)<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI" data-ref-filename="132MI">MI</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="552">552</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::reload' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEt">reload</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#139ReloadBefore" title='ReloadBefore' data-ref="139ReloadBefore" data-ref-filename="139ReloadBefore">ReloadBefore</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137VirtReg" title='VirtReg' data-ref="137VirtReg" data-ref-filename="137VirtReg">VirtReg</a>, <a class="local col8 ref" href="#138LRI" title='LRI' data-ref="138LRI" data-ref-filename="138LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col8 ref" href="#138LRI" title='LRI' data-ref="138LRI" data-ref-filename="138LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>);</td></tr>
<tr><th id="555">555</th><td>      <a class="local col8 ref" href="#138LRI" title='LRI' data-ref="138LRI" data-ref-filename="138LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="556">556</th><td>      <a class="local col8 ref" href="#138LRI" title='LRI' data-ref="138LRI" data-ref-filename="138LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" title='(anonymous namespace)::RegAllocFast::LiveReg::Reloaded' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Reloaded">Reloaded</a> = <b>true</b>;</td></tr>
<tr><th id="557">557</th><td>      <a class="local col4 ref" href="#134displacedAny" title='displacedAny' data-ref="134displacedAny" data-ref-filename="134displacedAny">displacedAny</a> = <b>true</b>;</td></tr>
<tr><th id="558">558</th><td>      <b>break</b>;</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>:</td></tr>
<tr><th id="561">561</th><td>      <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#136Unit" title='Unit' data-ref="136Unit" data-ref-filename="136Unit">Unit</a>]</span> = <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>;</td></tr>
<tr><th id="562">562</th><td>      <a class="local col4 ref" href="#134displacedAny" title='displacedAny' data-ref="134displacedAny" data-ref-filename="134displacedAny">displacedAny</a> = <b>true</b>;</td></tr>
<tr><th id="563">563</th><td>      <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>:</td></tr>
<tr><th id="565">565</th><td>      <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>    }</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td>  <b>return</b> <a class="local col4 ref" href="#134displacedAny" title='displacedAny' data-ref="134displacedAny" data-ref-filename="134displacedAny">displacedAny</a>;</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" title='(anonymous namespace)::RegAllocFast::freePhysReg' data-type='void (anonymous namespace)::RegAllocFast::freePhysReg(llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt">freePhysReg</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="140PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Freeing "</q> &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; <kbd>':'</kbd>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="141FirstUnit" title='FirstUnit' data-type='llvm::MCRegister' data-ref="141FirstUnit" data-ref-filename="141FirstUnit">FirstUnit</dfn> = <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#140PhysReg" title='PhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>);</td></tr>
<tr><th id="575">575</th><td>  <b>switch</b> (<em>unsigned</em> <dfn class="local col2 decl" id="142VirtReg" title='VirtReg' data-type='unsigned int' data-ref="142VirtReg" data-ref-filename="142VirtReg"><a class="local col2 ref" href="#142VirtReg" title='VirtReg' data-ref="142VirtReg" data-ref-filename="142VirtReg">VirtReg</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#141FirstUnit" title='FirstUnit' data-ref="141FirstUnit" data-ref-filename="141FirstUnit">FirstUnit</a>]</span>) {</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>:</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="578">578</th><td>    <b>return</b>;</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>:</td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="581">581</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col0 ref" href="#140PhysReg" title='PhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>);</td></tr>
<tr><th id="582">582</th><td>    <b>return</b>;</td></tr>
<tr><th id="583">583</th><td>  <b>default</b>: {</td></tr>
<tr><th id="584">584</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col3 decl" id="143LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="143LRI" data-ref-filename="143LRI">LRI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#142VirtReg" title='VirtReg' data-ref="142VirtReg" data-ref-filename="142VirtReg">VirtReg</a>);</td></tr>
<tr><th id="585">585</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LRI != LiveVirtRegs.end());</td></tr>
<tr><th id="586">586</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; printReg(LRI-&gt;VirtReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="587">587</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col3 ref" href="#143LRI" title='LRI' data-ref="143LRI" data-ref-filename="143LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>);</td></tr>
<tr><th id="588">588</th><td>      <a class="local col3 ref" href="#143LRI" title='LRI' data-ref="143LRI" data-ref-filename="143LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="589">589</th><td>    }</td></tr>
<tr><th id="590">590</th><td>    <b>return</b>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// Return the cost of spilling clearing out PhysReg and aliases so it is free</i></td></tr>
<tr><th id="595">595</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// for allocation. Returns 0 when PhysReg is free or disabled with all aliases</i></td></tr>
<tr><th id="596">596</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// disabled - it can be allocated directly.</i></td></tr>
<tr><th id="597">597</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// <span class="command">\returns</span> spillImpossible when PhysReg or an alias can't be spilled.</i></td></tr>
<tr><th id="598">598</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-type='unsigned int (anonymous namespace)::RegAllocFast::calcSpillCost(llvm::MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="144PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="144PhysReg" data-ref-filename="144PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="599">599</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="145UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="145UI" data-ref-filename="145UI">UI</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#144PhysReg" title='PhysReg' data-ref="144PhysReg" data-ref-filename="144PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>); <a class="local col5 ref" href="#145UI" title='UI' data-ref="145UI" data-ref-filename="145UI">UI</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#145UI" title='UI' data-ref="145UI" data-ref-filename="145UI">UI</a>) {</td></tr>
<tr><th id="600">600</th><td>    <b>switch</b> (<em>unsigned</em> <dfn class="local col6 decl" id="146VirtReg" title='VirtReg' data-type='unsigned int' data-ref="146VirtReg" data-ref-filename="146VirtReg"><a class="local col6 ref" href="#146VirtReg" title='VirtReg' data-ref="146VirtReg" data-ref-filename="146VirtReg">VirtReg</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#145UI" title='UI' data-ref="145UI" data-ref-filename="145UI">UI</a>]</span>) {</td></tr>
<tr><th id="601">601</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>:</td></tr>
<tr><th id="602">602</th><td>      <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>:</td></tr>
<tr><th id="604">604</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Cannot spill pre-assigned "</q></td></tr>
<tr><th id="605">605</th><td>                        &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="606">606</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="607">607</th><td>    <b>default</b>: {</td></tr>
<tr><th id="608">608</th><td>      <em>bool</em> <dfn class="local col7 decl" id="147SureSpill" title='SureSpill' data-type='bool' data-ref="147SureSpill" data-ref-filename="147SureSpill">SureSpill</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE" data-ref-filename="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#146VirtReg" title='VirtReg' data-ref="146VirtReg" data-ref-filename="146VirtReg">VirtReg</a>]</a> != -<var>1</var> ||</td></tr>
<tr><th id="609">609</th><td>                       <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#146VirtReg" title='VirtReg' data-ref="146VirtReg" data-ref-filename="146VirtReg">VirtReg</a>)-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a>;</td></tr>
<tr><th id="610">610</th><td>      <b>return</b> <a class="local col7 ref" href="#147SureSpill" title='SureSpill' data-ref="147SureSpill" data-ref-filename="147SureSpill">SureSpill</a> ? <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillClean" title='(anonymous namespace)::RegAllocFast::spillClean' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillClean" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillClean">spillClean</a> : <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillDirty">spillDirty</a>;</td></tr>
<tr><th id="611">611</th><td>    }</td></tr>
<tr><th id="612">612</th><td>    }</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="615">615</th><td>}</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::assignDanglingDebugValues' data-type='void (anonymous namespace)::RegAllocFast::assignDanglingDebugValues(llvm::MachineInstr &amp; Definition, llvm::Register VirtReg, llvm::MCPhysReg Reg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt">assignDanglingDebugValues</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148Definition" title='Definition' data-type='llvm::MachineInstr &amp;' data-ref="148Definition" data-ref-filename="148Definition">Definition</dfn>,</td></tr>
<tr><th id="618">618</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="149VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="149VirtReg" data-ref-filename="149VirtReg">VirtReg</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="150Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="150Reg" data-ref-filename="150Reg">Reg</dfn>) {</td></tr>
<tr><th id="619">619</th><td>  <em>auto</em> <dfn class="local col1 decl" id="151UDBGValIter" title='UDBGValIter' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 1&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 1&gt; &gt;, false&gt;' data-ref="151UDBGValIter" data-ref-filename="151UDBGValIter">UDBGValIter</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#149VirtReg" title='VirtReg' data-ref="149VirtReg" data-ref-filename="149VirtReg">VirtReg</a>);</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="local col1 ref" href="#151UDBGValIter" title='UDBGValIter' data-ref="151UDBGValIter" data-ref-filename="151UDBGValIter">UDBGValIter</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="621">621</th><td>    <b>return</b>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col2 decl" id="152Dangling" title='Dangling' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="152Dangling" data-ref-filename="152Dangling">Dangling</dfn> = <a class="local col1 ref" href="#151UDBGValIter" title='UDBGValIter' data-ref="151UDBGValIter" data-ref-filename="151UDBGValIter">UDBGValIter</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 1&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="624">624</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="153DbgValue" title='DbgValue' data-type='llvm::MachineInstr *' data-ref="153DbgValue" data-ref-filename="153DbgValue">DbgValue</dfn> : <a class="local col2 ref" href="#152Dangling" title='Dangling' data-ref="152Dangling" data-ref-filename="152Dangling">Dangling</a>) {</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DbgValue-&gt;isDebugValue());</td></tr>
<tr><th id="626">626</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="154MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="154MO" data-ref-filename="154MO">MO</dfn> = <a class="local col3 ref" href="#153DbgValue" title='DbgValue' data-ref="153DbgValue" data-ref-filename="153DbgValue">DbgValue</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="627">627</th><td>    <b>if</b> (!<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO" data-ref-filename="154MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="628">628</th><td>      <b>continue</b>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>    <i>// Test whether the physreg survives from the definition to the DBG_VALUE.</i></td></tr>
<tr><th id="631">631</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="155SetToReg" title='SetToReg' data-type='llvm::MCPhysReg' data-ref="155SetToReg" data-ref-filename="155SetToReg">SetToReg</dfn> = <a class="local col0 ref" href="#150Reg" title='Reg' data-ref="150Reg" data-ref-filename="150Reg">Reg</a>;</td></tr>
<tr><th id="632">632</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="156Limit" title='Limit' data-type='unsigned int' data-ref="156Limit" data-ref-filename="156Limit">Limit</dfn> = <var>20</var>;</td></tr>
<tr><th id="633">633</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="157I" title='I' data-type='MachineBasicBlock::iterator' data-ref="157I" data-ref-filename="157I">I</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col8 ref" href="#148Definition" title='Definition' data-ref="148Definition" data-ref-filename="148Definition">Definition</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="634">634</th><td>         <dfn class="local col8 decl" id="158E" title='E' data-type='MachineBasicBlock::iterator' data-ref="158E" data-ref-filename="158E">E</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#153DbgValue" title='DbgValue' data-ref="153DbgValue" data-ref-filename="153DbgValue">DbgValue</a>-&gt;<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="local col7 ref" href="#157I" title='I' data-ref="157I" data-ref-filename="157I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#158E" title='E' data-ref="158E" data-ref-filename="158E">E</a>; <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#157I" title='I' data-ref="157I" data-ref-filename="157I">I</a>) {</td></tr>
<tr><th id="635">635</th><td>      <b>if</b> (<a class="local col7 ref" href="#157I" title='I' data-ref="157I" data-ref-filename="157I">I</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150Reg" title='Reg' data-ref="150Reg" data-ref-filename="150Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>) || --<a class="local col6 ref" href="#156Limit" title='Limit' data-ref="156Limit" data-ref-filename="156Limit">Limit</a> == <var>0</var>) {</td></tr>
<tr><th id="636">636</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Register did not survive for "</q> &lt;&lt; *DbgValue</td></tr>
<tr><th id="637">637</th><td>                   &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="638">638</th><td>        <a class="local col5 ref" href="#155SetToReg" title='SetToReg' data-ref="155SetToReg" data-ref-filename="155SetToReg">SetToReg</a> = <var>0</var>;</td></tr>
<tr><th id="639">639</th><td>        <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>      }</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td>    <a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO" data-ref-filename="154MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#155SetToReg" title='SetToReg' data-ref="155SetToReg" data-ref-filename="155SetToReg">SetToReg</a>);</td></tr>
<tr><th id="643">643</th><td>    <b>if</b> (<a class="local col5 ref" href="#155SetToReg" title='SetToReg' data-ref="155SetToReg" data-ref-filename="155SetToReg">SetToReg</a> != <var>0</var>)</td></tr>
<tr><th id="644">644</th><td>      <a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO" data-ref-filename="154MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb" data-ref-filename="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>();</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td>  <a class="local col2 ref" href="#152Dangling" title='Dangling' data-ref="152Dangling" data-ref-filename="152Dangling">Dangling</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">/// This method updates local state so that we know that PhysReg is the</i></td></tr>
<tr><th id="650">650</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">/// proper container for VirtReg now.  The physical register must not be used</i></td></tr>
<tr><th id="651">651</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">/// for anything else when this is called.</i></td></tr>
<tr><th id="652">652</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-type='void (anonymous namespace)::RegAllocFast::assignVirtToPhysReg(llvm::MachineInstr &amp; AtMI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159AtMI" title='AtMI' data-type='llvm::MachineInstr &amp;' data-ref="159AtMI" data-ref-filename="159AtMI">AtMI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a> &amp;<dfn class="local col0 decl" id="160LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="160LR" data-ref-filename="160LR">LR</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                       <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="161PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="161PhysReg" data-ref-filename="161PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="162VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="162VirtReg" data-ref-filename="162VirtReg">VirtReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#160LR" title='LR' data-ref="160LR" data-ref-filename="160LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a>;</td></tr>
<tr><th id="655">655</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Assigning "</q> &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; <q>" to "</q></td></tr>
<tr><th id="656">656</th><td>                    &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="657">657</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LR.PhysReg == <var>0</var> &amp;&amp; <q>"Already assigned a physreg"</q>);</td></tr>
<tr><th id="658">658</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PhysReg != <var>0</var> &amp;&amp; <q>"Trying to assign no register"</q>);</td></tr>
<tr><th id="659">659</th><td>  <a class="local col0 ref" href="#160LR" title='LR' data-ref="160LR" data-ref-filename="160LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> = <a class="local col1 ref" href="#161PhysReg" title='PhysReg' data-ref="161PhysReg" data-ref-filename="161PhysReg">PhysReg</a>;</td></tr>
<tr><th id="660">660</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col1 ref" href="#161PhysReg" title='PhysReg' data-ref="161PhysReg" data-ref-filename="161PhysReg">PhysReg</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#162VirtReg" title='VirtReg' data-ref="162VirtReg" data-ref-filename="162VirtReg">VirtReg</a>);</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" title='(anonymous namespace)::RegAllocFast::assignDanglingDebugValues' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast25assignDanglingDebugValuesERN4llvm12MachineInstrENS1_8RegisterEt">assignDanglingDebugValues</a>(<span class='refarg'><a class="local col9 ref" href="#159AtMI" title='AtMI' data-ref="159AtMI" data-ref-filename="159AtMI">AtMI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162VirtReg" title='VirtReg' data-ref="162VirtReg" data-ref-filename="162VirtReg">VirtReg</a>, <a class="local col1 ref" href="#161PhysReg" title='PhysReg' data-ref="161PhysReg" data-ref-filename="161PhysReg">PhysReg</a>);</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-type='bool isCoalescable(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE" data-ref-filename="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="163MI" data-ref-filename="163MI">MI</dfn>) {</td></tr>
<tr><th id="666">666</th><td>  <b>return</b> <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI" data-ref-filename="163MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>();</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-type='llvm::Register (anonymous namespace)::RegAllocFast::traceCopyChain(llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE">traceCopyChain</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="164Reg" title='Reg' data-type='llvm::Register' data-ref="164Reg" data-ref-filename="164Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="670">670</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="165ChainLengthLimit" title='ChainLengthLimit' data-type='const unsigned int' data-ref="165ChainLengthLimit" data-ref-filename="165ChainLengthLimit">ChainLengthLimit</dfn> = <var>3</var>;</td></tr>
<tr><th id="671">671</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166C" title='C' data-type='unsigned int' data-ref="166C" data-ref-filename="166C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="672">672</th><td>  <b>do</b> {</td></tr>
<tr><th id="673">673</th><td>    <b>if</b> (<a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg" data-ref-filename="164Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="674">674</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg" data-ref-filename="164Reg">Reg</a>;</td></tr>
<tr><th id="675">675</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isVirtual());</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="167VRegDef" title='VRegDef' data-type='llvm::MachineInstr *' data-ref="167VRegDef" data-ref-filename="167VRegDef">VRegDef</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg" data-ref-filename="164Reg">Reg</a>);</td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (!<a class="local col7 ref" href="#167VRegDef" title='VRegDef' data-ref="167VRegDef" data-ref-filename="167VRegDef">VRegDef</a> || !<a class="tu ref fn" href="#_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-use='c' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE" data-ref-filename="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</a>(*<a class="local col7 ref" href="#167VRegDef" title='VRegDef' data-ref="167VRegDef" data-ref-filename="167VRegDef">VRegDef</a>))</td></tr>
<tr><th id="679">679</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="680">680</th><td>    <a class="local col4 ref" href="#164Reg" title='Reg' data-ref="164Reg" data-ref-filename="164Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#167VRegDef" title='VRegDef' data-ref="167VRegDef" data-ref-filename="167VRegDef">VRegDef</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="681">681</th><td>  } <b>while</b> (++<a class="local col6 ref" href="#166C" title='C' data-ref="166C" data-ref-filename="166C">C</a> &lt;= <a class="local col5 ref" href="#165ChainLengthLimit" title='ChainLengthLimit' data-ref="165ChainLengthLimit" data-ref-filename="165ChainLengthLimit">ChainLengthLimit</a>);</td></tr>
<tr><th id="682">682</th><td>  <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">/// Check if any of<span class="command"> \p</span> <span class="arg">VirtReg's</span> definitions is a copy. If it is follow the</i></td></tr>
<tr><th id="686">686</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">/// chain of copies to check whether we reach a physical register we can</i></td></tr>
<tr><th id="687">687</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">/// coalesce with.</i></td></tr>
<tr><th id="688">688</th><td><a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopies' data-type='llvm::Register (anonymous namespace)::RegAllocFast::traceCopies(llvm::Register VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">traceCopies</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="168VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="168VirtReg" data-ref-filename="168VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="169DefLimit" title='DefLimit' data-type='const unsigned int' data-ref="169DefLimit" data-ref-filename="169DefLimit">DefLimit</dfn> = <var>3</var>;</td></tr>
<tr><th id="690">690</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170C" title='C' data-type='unsigned int' data-ref="170C" data-ref-filename="170C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="691">691</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="171MI" data-ref-filename="171MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168VirtReg" title='VirtReg' data-ref="168VirtReg" data-ref-filename="168VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-use='c' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE" data-ref-filename="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</a>(<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI" data-ref-filename="171MI">MI</a>)) {</td></tr>
<tr><th id="693">693</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="172Reg" title='Reg' data-type='llvm::Register' data-ref="172Reg" data-ref-filename="172Reg">Reg</dfn> = <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI" data-ref-filename="171MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="694">694</th><td>      <a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg" data-ref-filename="172Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEN4llvm8RegisterE">traceCopyChain</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg" data-ref-filename="172Reg">Reg</a>);</td></tr>
<tr><th id="695">695</th><td>      <b>if</b> (<a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg" data-ref-filename="172Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="696">696</th><td>        <b>return</b> <a class="local col2 ref" href="#172Reg" title='Reg' data-ref="172Reg" data-ref-filename="172Reg">Reg</a>;</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (++<a class="local col0 ref" href="#170C" title='C' data-ref="170C" data-ref-filename="170C">C</a> &gt;= <a class="local col9 ref" href="#169DefLimit" title='DefLimit' data-ref="169DefLimit" data-ref-filename="169DefLimit">DefLimit</a>)</td></tr>
<tr><th id="700">700</th><td>      <b>break</b>;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td>  <b>return</b> <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">/// Allocates a physical register for VirtReg.</i></td></tr>
<tr><th id="706">706</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-type='void (anonymous namespace)::RegAllocFast::allocVirtReg(llvm::MachineInstr &amp; MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR, llvm::Register Hint0, bool LookAtPhysRegUses = false)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">allocVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="173MI" data-ref-filename="173MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a> &amp;<dfn class="local col4 decl" id="174LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="174LR" data-ref-filename="174LR">LR</dfn>,</td></tr>
<tr><th id="707">707</th><td>                                <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="175Hint0" title='Hint0' data-type='llvm::Register' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</dfn>, <em>bool</em> <dfn class="local col6 decl" id="176LookAtPhysRegUses" title='LookAtPhysRegUses' data-type='bool' data-ref="176LookAtPhysRegUses" data-ref-filename="176LookAtPhysRegUses">LookAtPhysRegUses</dfn>) {</td></tr>
<tr><th id="708">708</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="177VirtReg" title='VirtReg' data-type='const llvm::Register' data-ref="177VirtReg" data-ref-filename="177VirtReg">VirtReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..VirtReg">VirtReg</a>;</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LR.PhysReg == <var>0</var>);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="178RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="178RC" data-ref-filename="178RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177VirtReg" title='VirtReg' data-ref="177VirtReg" data-ref-filename="177VirtReg">VirtReg</a>);</td></tr>
<tr><th id="712">712</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Search register for "</q> &lt;&lt; printReg(VirtReg)</td></tr>
<tr><th id="713">713</th><td>                    &lt;&lt; <q>" in class "</q> &lt;&lt; TRI-&gt;getRegClassName(&amp;RC)</td></tr>
<tr><th id="714">714</th><td>                    &lt;&lt; <q>" with hint "</q> &lt;&lt; printReg(Hint0, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i>// Take hint when possible.</i></td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (<a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>) &amp;&amp; <a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC" data-ref-filename="178RC">RC</a>.<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>) &amp;&amp;</td></tr>
<tr><th id="718">718</th><td>      !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">isRegUsedInInstr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>, <a class="local col6 ref" href="#176LookAtPhysRegUses" title='LookAtPhysRegUses' data-ref="176LookAtPhysRegUses" data-ref-filename="176LookAtPhysRegUses">LookAtPhysRegUses</a>)) {</td></tr>
<tr><th id="719">719</th><td>    <i>// Take hint if the register is currently free.</i></td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" title='(anonymous namespace)::RegAllocFast::isPhysRegFree' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt">isPhysRegFree</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>)) {</td></tr>
<tr><th id="721">721</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tPreferred Register 1: "</q> &lt;&lt; printReg(Hint0, TRI)</td></tr>
<tr><th id="722">722</th><td>                        &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="723">723</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a>);</td></tr>
<tr><th id="724">724</th><td>      <b>return</b>;</td></tr>
<tr><th id="725">725</th><td>    } <b>else</b> {</td></tr>
<tr><th id="726">726</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tPreferred Register 0: "</q> &lt;&lt; printReg(Hint0, TRI)</td></tr>
<tr><th id="727">727</th><td>                        &lt;&lt; <q>" occupied\n"</q>);</td></tr>
<tr><th id="728">728</th><td>    }</td></tr>
<tr><th id="729">729</th><td>  } <b>else</b> {</td></tr>
<tr><th id="730">730</th><td>    <a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="731">731</th><td>  }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <i>// Try other hint.</i></td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="179Hint1" title='Hint1' data-type='llvm::Register' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::traceCopies' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEN4llvm8RegisterE">traceCopies</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177VirtReg" title='VirtReg' data-ref="177VirtReg" data-ref-filename="177VirtReg">VirtReg</a>);</td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>) &amp;&amp; <a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC" data-ref-filename="178RC">RC</a>.<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>) &amp;&amp;</td></tr>
<tr><th id="737">737</th><td>      !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">isRegUsedInInstr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>, <a class="local col6 ref" href="#176LookAtPhysRegUses" title='LookAtPhysRegUses' data-ref="176LookAtPhysRegUses" data-ref-filename="176LookAtPhysRegUses">LookAtPhysRegUses</a>)) {</td></tr>
<tr><th id="738">738</th><td>    <i>// Take hint if the register is currently free.</i></td></tr>
<tr><th id="739">739</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" title='(anonymous namespace)::RegAllocFast::isPhysRegFree' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt">isPhysRegFree</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>)) {</td></tr>
<tr><th id="740">740</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tPreferred Register 0: "</q> &lt;&lt; printReg(Hint1, TRI)</td></tr>
<tr><th id="741">741</th><td>                 &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="742">742</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>);</td></tr>
<tr><th id="743">743</th><td>      <b>return</b>;</td></tr>
<tr><th id="744">744</th><td>    } <b>else</b> {</td></tr>
<tr><th id="745">745</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tPreferred Register 1: "</q> &lt;&lt; printReg(Hint1, TRI)</td></tr>
<tr><th id="746">746</th><td>                 &lt;&lt; <q>" occupied\n"</q>);</td></tr>
<tr><th id="747">747</th><td>    }</td></tr>
<tr><th id="748">748</th><td>  } <b>else</b> {</td></tr>
<tr><th id="749">749</th><td>    <a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="180BestReg" title='BestReg' data-type='llvm::MCPhysReg' data-ref="180BestReg" data-ref-filename="180BestReg">BestReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="753">753</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181BestCost" title='BestCost' data-type='unsigned int' data-ref="181BestCost" data-ref-filename="181BestCost">BestCost</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="754">754</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col2 decl" id="182AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="182AllocationOrder" data-ref-filename="182AllocationOrder">AllocationOrder</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC" data-ref-filename="178RC">RC</a>);</td></tr>
<tr><th id="755">755</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="183PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</dfn> : <a class="local col2 ref" href="#182AllocationOrder" title='AllocationOrder' data-ref="182AllocationOrder" data-ref-filename="182AllocationOrder">AllocationOrder</a>) {</td></tr>
<tr><th id="756">756</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\tRegister: "</q> &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; <kbd>' '</kbd>);</td></tr>
<tr><th id="757">757</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">isRegUsedInInstr</a>(<a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a>, <a class="local col6 ref" href="#176LookAtPhysRegUses" title='LookAtPhysRegUses' data-ref="176LookAtPhysRegUses" data-ref-filename="176LookAtPhysRegUses">LookAtPhysRegUses</a>)) {</td></tr>
<tr><th id="758">758</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"already used in instr.\n"</q>);</td></tr>
<tr><th id="759">759</th><td>      <b>continue</b>;</td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="184Cost" title='Cost' data-type='unsigned int' data-ref="184Cost" data-ref-filename="184Cost">Cost</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a>);</td></tr>
<tr><th id="763">763</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Cost: "</q> &lt;&lt; Cost &lt;&lt; <q>" BestCost: "</q> &lt;&lt; BestCost &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="764">764</th><td>    <i>// Immediate take a register with cost 0.</i></td></tr>
<tr><th id="765">765</th><td>    <b>if</b> (<a class="local col4 ref" href="#184Cost" title='Cost' data-ref="184Cost" data-ref-filename="184Cost">Cost</a> == <var>0</var>) {</td></tr>
<tr><th id="766">766</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a></span>, <a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a>);</td></tr>
<tr><th id="767">767</th><td>      <b>return</b>;</td></tr>
<tr><th id="768">768</th><td>    }</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <b>if</b> (<a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a> == <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#175Hint0" title='Hint0' data-ref="175Hint0" data-ref-filename="175Hint0">Hint0</a> || <a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a> == <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#179Hint1" title='Hint1' data-ref="179Hint1" data-ref-filename="179Hint1">Hint1</a>)</td></tr>
<tr><th id="771">771</th><td>      <a class="local col4 ref" href="#184Cost" title='Cost' data-ref="184Cost" data-ref-filename="184Cost">Cost</a> -= <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillPrefBonus" title='(anonymous namespace)::RegAllocFast::spillPrefBonus' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillPrefBonus" data-ref-filename="(anonymousnamespace)..RegAllocFast..spillPrefBonus">spillPrefBonus</a>;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col4 ref" href="#184Cost" title='Cost' data-ref="184Cost" data-ref-filename="184Cost">Cost</a> &lt; <a class="local col1 ref" href="#181BestCost" title='BestCost' data-ref="181BestCost" data-ref-filename="181BestCost">BestCost</a>) {</td></tr>
<tr><th id="774">774</th><td>      <a class="local col0 ref" href="#180BestReg" title='BestReg' data-ref="180BestReg" data-ref-filename="180BestReg">BestReg</a> = <a class="local col3 ref" href="#183PhysReg" title='PhysReg' data-ref="183PhysReg" data-ref-filename="183PhysReg">PhysReg</a>;</td></tr>
<tr><th id="775">775</th><td>      <a class="local col1 ref" href="#181BestCost" title='BestCost' data-ref="181BestCost" data-ref-filename="181BestCost">BestCost</a> = <a class="local col4 ref" href="#184Cost" title='Cost' data-ref="184Cost" data-ref-filename="184Cost">Cost</a>;</td></tr>
<tr><th id="776">776</th><td>    }</td></tr>
<tr><th id="777">777</th><td>  }</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (!<a class="local col0 ref" href="#180BestReg" title='BestReg' data-ref="180BestReg" data-ref-filename="180BestReg">BestReg</a>) {</td></tr>
<tr><th id="780">780</th><td>    <i>// Nothing we can do: Report an error and keep going with an invalid</i></td></tr>
<tr><th id="781">781</th><td><i>    // allocation.</i></td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="783">783</th><td>      <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" data-ref-filename="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</a>(<a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"inline assembly requires more registers than available"</q>);</td></tr>
<tr><th id="784">784</th><td>    <b>else</b></td></tr>
<tr><th id="785">785</th><td>      <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" data-ref-filename="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</a>(<a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"ran out of registers during register allocation"</q>);</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>    <a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Error" title='(anonymous namespace)::RegAllocFast::LiveReg::Error' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Error" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Error">Error</a> = <b>true</b>;</td></tr>
<tr><th id="788">788</th><td>    <a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a>.<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="789">789</th><td>    <b>return</b>;</td></tr>
<tr><th id="790">790</th><td>  }</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <a class="local col0 ref" href="#180BestReg" title='BestReg' data-ref="180BestReg" data-ref-filename="180BestReg">BestReg</a>);</td></tr>
<tr><th id="793">793</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERN4llvm12MachineInstrERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#174LR" title='LR' data-ref="174LR" data-ref-filename="174LR">LR</a></span>, <a class="local col0 ref" href="#180BestReg" title='BestReg' data-ref="180BestReg" data-ref-filename="180BestReg">BestReg</a>);</td></tr>
<tr><th id="794">794</th><td>}</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-type='void (anonymous namespace)::RegAllocFast::allocVirtRegUndef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="185MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="185MO" data-ref-filename="185MO">MO</dfn>) {</td></tr>
<tr><th id="797">797</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isUndef() &amp;&amp; <q>"expected undef use"</q>);</td></tr>
<tr><th id="798">798</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="186VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="186VirtReg" data-ref-filename="186VirtReg">VirtReg</dfn> = <a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO" data-ref-filename="185MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isVirtualRegister(VirtReg) &amp;&amp; <q>"Expected virtreg"</q>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..const_iterator">const_iterator</a> <dfn class="local col7 decl" id="187LRI" title='LRI' data-type='LiveRegMap::const_iterator' data-ref="187LRI" data-ref-filename="187LRI">LRI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#186VirtReg" title='VirtReg' data-ref="186VirtReg" data-ref-filename="186VirtReg">VirtReg</a>);</td></tr>
<tr><th id="802">802</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="188PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="local col7 ref" href="#187LRI" title='LRI' data-ref="187LRI" data-ref-filename="187LRI">LRI</a> != <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv" data-ref-filename="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col7 ref" href="#187LRI" title='LRI' data-ref="187LRI" data-ref-filename="187LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="804">804</th><td>    <a class="local col8 ref" href="#188PhysReg" title='PhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</a> = <a class="local col7 ref" href="#187LRI" title='LRI' data-ref="187LRI" data-ref-filename="187LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="805">805</th><td>  } <b>else</b> {</td></tr>
<tr><th id="806">806</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="189RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="189RC" data-ref-filename="189RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#186VirtReg" title='VirtReg' data-ref="186VirtReg" data-ref-filename="186VirtReg">VirtReg</a>);</td></tr>
<tr><th id="807">807</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col0 decl" id="190AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="190AllocationOrder" data-ref-filename="190AllocationOrder">AllocationOrder</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col9 ref" href="#189RC" title='RC' data-ref="189RC" data-ref-filename="189RC">RC</a>);</td></tr>
<tr><th id="808">808</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!AllocationOrder.empty() &amp;&amp; <q>"Allocation order must not be empty"</q>);</td></tr>
<tr><th id="809">809</th><td>    <a class="local col8 ref" href="#188PhysReg" title='PhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</a> = <a class="local col0 ref" href="#190AllocationOrder" title='AllocationOrder' data-ref="190AllocationOrder" data-ref-filename="190AllocationOrder">AllocationOrder</a><a class="ref fn" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="191SubRegIdx" data-ref-filename="191SubRegIdx">SubRegIdx</dfn> = <a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO" data-ref-filename="185MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (<a class="local col1 ref" href="#191SubRegIdx" title='SubRegIdx' data-ref="191SubRegIdx" data-ref-filename="191SubRegIdx">SubRegIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="814">814</th><td>    <a class="local col8 ref" href="#188PhysReg" title='PhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</a> = <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#188PhysReg" title='PhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</a>, <a class="local col1 ref" href="#191SubRegIdx" title='SubRegIdx' data-ref="191SubRegIdx" data-ref-filename="191SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="815">815</th><td>    <a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO" data-ref-filename="185MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td>  <a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO" data-ref-filename="185MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#188PhysReg" title='PhysReg' data-ref="188PhysReg" data-ref-filename="188PhysReg">PhysReg</a>);</td></tr>
<tr><th id="818">818</th><td>  <a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO" data-ref-filename="185MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb" data-ref-filename="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="819">819</th><td>}</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">/// Variation of defineVirtReg() with special handling for livethrough regs</i></td></tr>
<tr><th id="822">822</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">/// (tied or earlyclobber) that may interfere with preassigned uses.</i></td></tr>
<tr><th id="823">823</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::defineLiveThroughVirtReg' data-type='void (anonymous namespace)::RegAllocFast::defineLiveThroughVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">defineLiveThroughVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="192MI" data-ref-filename="192MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193OpNum" title='OpNum' data-type='unsigned int' data-ref="193OpNum" data-ref-filename="193OpNum">OpNum</dfn>,</td></tr>
<tr><th id="824">824</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="194VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="194VirtReg" data-ref-filename="194VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="825">825</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col5 decl" id="195LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="195LRI" data-ref-filename="195LRI">LRI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194VirtReg" title='VirtReg' data-ref="194VirtReg" data-ref-filename="194VirtReg">VirtReg</a>);</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a> != <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv" data-ref-filename="_ZN4llvm9SparseSet3endEv">end</a>()) {</td></tr>
<tr><th id="827">827</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="196PrevReg" title='PrevReg' data-type='llvm::MCPhysReg' data-ref="196PrevReg" data-ref-filename="196PrevReg">PrevReg</dfn> = <a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="828">828</th><td>    <b>if</b> (<a class="local col6 ref" href="#196PrevReg" title='PrevReg' data-ref="196PrevReg" data-ref-filename="196PrevReg">PrevReg</a> != <var>0</var> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb">isRegUsedInInstr</a>(<a class="local col6 ref" href="#196PrevReg" title='PrevReg' data-ref="196PrevReg" data-ref-filename="196PrevReg">PrevReg</a>, <b>true</b>)) {</td></tr>
<tr><th id="829">829</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Need new assignment for "</q> &lt;&lt; printReg(PrevReg, TRI)</td></tr>
<tr><th id="830">830</th><td>                        &lt;&lt; <q>" (tied/earlyclobber resolution)\n"</q>);</td></tr>
<tr><th id="831">831</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" title='(anonymous namespace)::RegAllocFast::freePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt">freePhysReg</a>(<a class="local col6 ref" href="#196PrevReg" title='PrevReg' data-ref="196PrevReg" data-ref-filename="196PrevReg">PrevReg</a>);</td></tr>
<tr><th id="832">832</th><td>      <a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="833">833</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">allocVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>true</b>);</td></tr>
<tr><th id="834">834</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="197InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="197InsertBefore" data-ref-filename="197InsertBefore">InsertBefore</dfn> =</td></tr>
<tr><th id="835">835</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE">(</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>)<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="836">836</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Copy "</q> &lt;&lt; printReg(LRI-&gt;PhysReg, TRI) &lt;&lt; <q>" to "</q></td></tr>
<tr><th id="837">837</th><td>                        &lt;&lt; printReg(PrevReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="838">838</th><td>      <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197InsertBefore" title='InsertBefore' data-ref="197InsertBefore" data-ref-filename="197InsertBefore">InsertBefore</a>, <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="839">839</th><td>              <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#196PrevReg" title='PrevReg' data-ref="196PrevReg" data-ref-filename="196PrevReg">PrevReg</a>)</td></tr>
<tr><th id="840">840</th><td>        .<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>, <span class="namespace">llvm::RegState::</span><a class="enum" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="841">841</th><td>    }</td></tr>
<tr><th id="842">842</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="198MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="198MO" data-ref-filename="198MO">MO</dfn> = <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193OpNum" title='OpNum' data-ref="193OpNum" data-ref-filename="193OpNum">OpNum</a>);</td></tr>
<tr><th id="843">843</th><td>    <b>if</b> (<a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO" data-ref-filename="198MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO" data-ref-filename="198MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="844">844</th><td>      <a class="local col5 ref" href="#195LRI" title='LRI' data-ref="195LRI" data-ref-filename="195LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LastUse">LastUse</a> = &amp;<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>;</td></tr>
<tr><th id="845">845</th><td>    }</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">defineVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a></span>, <a class="local col3 ref" href="#193OpNum" title='OpNum' data-ref="193OpNum" data-ref-filename="193OpNum">OpNum</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194VirtReg" title='VirtReg' data-ref="194VirtReg" data-ref-filename="194VirtReg">VirtReg</a>, <b>true</b>);</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">/// Allocates a register for VirtReg definition. Typically the register is</i></td></tr>
<tr><th id="851">851</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">/// already assigned from a use of the virtreg, however we still need to</i></td></tr>
<tr><th id="852">852</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">/// perform an allocation if:</i></td></tr>
<tr><th id="853">853</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">/// - It is a dead definition without any uses.</i></td></tr>
<tr><th id="854">854</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">/// - The value is live out and all uses are in different basic blocks.</i></td></tr>
<tr><th id="855">855</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-type='void (anonymous namespace)::RegAllocFast::defineVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg, bool LookAtPhysRegUses = false)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">defineVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="199MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="199MI" data-ref-filename="199MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="200OpNum" title='OpNum' data-type='unsigned int' data-ref="200OpNum" data-ref-filename="200OpNum">OpNum</dfn>,</td></tr>
<tr><th id="856">856</th><td>                                 <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="201VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="201VirtReg" data-ref-filename="201VirtReg">VirtReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="202LookAtPhysRegUses" title='LookAtPhysRegUses' data-type='bool' data-ref="202LookAtPhysRegUses" data-ref-filename="202LookAtPhysRegUses">LookAtPhysRegUses</dfn>) {</td></tr>
<tr><th id="857">857</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VirtReg.isVirtual() &amp;&amp; <q>"Not a virtual register"</q>);</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="203MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="203MO" data-ref-filename="203MO">MO</dfn> = <a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#200OpNum" title='OpNum' data-ref="200OpNum" data-ref-filename="200OpNum">OpNum</a>);</td></tr>
<tr><th id="859">859</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col4 decl" id="204LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="204LRI" data-ref-filename="204LRI">LRI</dfn>;</td></tr>
<tr><th id="860">860</th><td>  <em>bool</em> <dfn class="local col5 decl" id="205New" title='New' data-type='bool' data-ref="205New" data-ref-filename="205New">New</dfn>;</td></tr>
<tr><th id="861">861</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#205New" title='New' data-ref="205New" data-ref-filename="205New">New</a></span>) <span class='tu ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-use='c' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-use='c' data-ref="_ZN4llvm9SparseSet6insertERKT_" data-ref-filename="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE">(</a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201VirtReg" title='VirtReg' data-ref="201VirtReg" data-ref-filename="201VirtReg">VirtReg</a>));</td></tr>
<tr><th id="862">862</th><td>  <b>if</b> (<a class="local col5 ref" href="#205New" title='New' data-ref="205New" data-ref-filename="205New">New</a>) {</td></tr>
<tr><th id="863">863</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203MO" title='MO' data-ref="203MO" data-ref-filename="203MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="864">864</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE">mayLiveOut</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201VirtReg" title='VirtReg' data-ref="201VirtReg" data-ref-filename="201VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="865">865</th><td>        <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a> = <b>true</b>;</td></tr>
<tr><th id="866">866</th><td>      } <b>else</b> {</td></tr>
<tr><th id="867">867</th><td>        <i>// It is a dead def without the dead flag; add the flag now.</i></td></tr>
<tr><th id="868">868</th><td>        <a class="local col3 ref" href="#203MO" title='MO' data-ref="203MO" data-ref-filename="203MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="869">869</th><td>      }</td></tr>
<tr><th id="870">870</th><td>    }</td></tr>
<tr><th id="871">871</th><td>  }</td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (<a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> == <var>0</var>)</td></tr>
<tr><th id="873">873</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">allocVirtReg</a>(<span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <a class="local col2 ref" href="#202LookAtPhysRegUses" title='LookAtPhysRegUses' data-ref="202LookAtPhysRegUses" data-ref-filename="202LookAtPhysRegUses">LookAtPhysRegUses</a>);</td></tr>
<tr><th id="874">874</th><td>  <b>else</b> {</td></tr>
<tr><th id="875">875</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isRegUsedInInstr(LRI-&gt;PhysReg, LookAtPhysRegUses) &amp;&amp;</td></tr>
<tr><th id="876">876</th><td>           <q>"TODO: preassign mismatch"</q>);</td></tr>
<tr><th id="877">877</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"In def of "</q> &lt;&lt; printReg(VirtReg, TRI)</td></tr>
<tr><th id="878">878</th><td>                      &lt;&lt; <q>" use existing assignment to "</q></td></tr>
<tr><th id="879">879</th><td>                      &lt;&lt; printReg(LRI-&gt;PhysReg, TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="880">880</th><td>  }</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="206PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="206PhysReg" data-ref-filename="206PhysReg">PhysReg</dfn> = <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="883">883</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PhysReg != <var>0</var> &amp;&amp; <q>"Register not assigned"</q>);</td></tr>
<tr><th id="884">884</th><td>  <b>if</b> (<a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" title='(anonymous namespace)::RegAllocFast::LiveReg::Reloaded' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Reloaded">Reloaded</a> || <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a>) {</td></tr>
<tr><th id="885">885</th><td>    <b>if</b> (!<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="886">886</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="207SpillBefore" title='SpillBefore' data-type='MachineBasicBlock::iterator' data-ref="207SpillBefore" data-ref-filename="207SpillBefore">SpillBefore</dfn> =</td></tr>
<tr><th id="887">887</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE">(</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>)<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="888">888</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Spill Reason: LO: "</q> &lt;&lt; LRI-&gt;LiveOut &lt;&lt; <q>" RL: "</q></td></tr>
<tr><th id="889">889</th><td>                        &lt;&lt; LRI-&gt;Reloaded &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="890">890</th><td>      <em>bool</em> <dfn class="local col8 decl" id="208Kill" title='Kill' data-type='bool' data-ref="208Kill" data-ref-filename="208Kill">Kill</dfn> = <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LastUse">LastUse</a> == <b>nullptr</b>;</td></tr>
<tr><th id="891">891</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" title='(anonymous namespace)::RegAllocFast::spill' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterEtbb">spill</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#207SpillBefore" title='SpillBefore' data-ref="207SpillBefore" data-ref-filename="207SpillBefore">SpillBefore</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#201VirtReg" title='VirtReg' data-ref="201VirtReg" data-ref-filename="201VirtReg">VirtReg</a>, <a class="local col6 ref" href="#206PhysReg" title='PhysReg' data-ref="206PhysReg" data-ref-filename="206PhysReg">PhysReg</a>, <a class="local col8 ref" href="#208Kill" title='Kill' data-ref="208Kill" data-ref-filename="208Kill">Kill</a>, <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a>);</td></tr>
<tr><th id="892">892</th><td>      <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LastUse">LastUse</a> = <b>nullptr</b>;</td></tr>
<tr><th id="893">893</th><td>    }</td></tr>
<tr><th id="894">894</th><td>    <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a> = <b>false</b>;</td></tr>
<tr><th id="895">895</th><td>    <a class="local col4 ref" href="#204LRI" title='LRI' data-ref="204LRI" data-ref-filename="204LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" title='(anonymous namespace)::RegAllocFast::LiveReg::Reloaded' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Reloaded" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Reloaded">Reloaded</a> = <b>false</b>;</td></tr>
<tr><th id="896">896</th><td>  }</td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>) {</td></tr>
<tr><th id="898">898</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" title='(anonymous namespace)::RegAllocFast::BundleVirtRegsMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..BundleVirtRegsMap">BundleVirtRegsMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#201VirtReg" title='VirtReg' data-ref="201VirtReg" data-ref-filename="201VirtReg">VirtReg</a>]</a> = <a class="local col6 ref" href="#206PhysReg" title='PhysReg' data-ref="206PhysReg" data-ref-filename="206PhysReg">PhysReg</a>;</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col6 ref" href="#206PhysReg" title='PhysReg' data-ref="206PhysReg" data-ref-filename="206PhysReg">PhysReg</a>);</td></tr>
<tr><th id="901">901</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#199MI" title='MI' data-ref="199MI" data-ref-filename="199MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#203MO" title='MO' data-ref="203MO" data-ref-filename="203MO">MO</a></span>, <a class="local col6 ref" href="#206PhysReg" title='PhysReg' data-ref="206PhysReg" data-ref-filename="206PhysReg">PhysReg</a>);</td></tr>
<tr><th id="902">902</th><td>}</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">/// Allocates a register for a VirtReg use.</i></td></tr>
<tr><th id="905">905</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::useVirtReg' data-type='void (anonymous namespace)::RegAllocFast::useVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, llvm::Register VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">useVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="209MI" data-ref-filename="209MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210OpNum" title='OpNum' data-type='unsigned int' data-ref="210OpNum" data-ref-filename="210OpNum">OpNum</dfn>,</td></tr>
<tr><th id="906">906</th><td>                              <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="211VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="211VirtReg" data-ref-filename="211VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="907">907</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VirtReg.isVirtual() &amp;&amp; <q>"Not a virtual register"</q>);</td></tr>
<tr><th id="908">908</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="212MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="212MO" data-ref-filename="212MO">MO</dfn> = <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210OpNum" title='OpNum' data-ref="210OpNum" data-ref-filename="210OpNum">OpNum</a>);</td></tr>
<tr><th id="909">909</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col3 decl" id="213LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="213LRI" data-ref-filename="213LRI">LRI</dfn>;</td></tr>
<tr><th id="910">910</th><td>  <em>bool</em> <dfn class="local col4 decl" id="214New" title='New' data-type='bool' data-ref="214New" data-ref-filename="214New">New</dfn>;</td></tr>
<tr><th id="911">911</th><td>  <span class="namespace">std::</span><span class='tu ref fn' title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a></span>, <span class='refarg'><a class="local col4 ref" href="#214New" title='New' data-ref="214New" data-ref-filename="214New">New</a></span>) <span class='tu ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-use='c' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-use='c' data-ref="_ZN4llvm9SparseSet6insertERKT_" data-ref-filename="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg">LiveReg</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1EN4llvm8RegisterE">(</a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#211VirtReg" title='VirtReg' data-ref="211VirtReg" data-ref-filename="211VirtReg">VirtReg</a>));</td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (<a class="local col4 ref" href="#214New" title='New' data-ref="214New" data-ref-filename="214New">New</a>) {</td></tr>
<tr><th id="913">913</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="215MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="215MO" data-ref-filename="215MO">MO</dfn> = <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210OpNum" title='OpNum' data-ref="210OpNum" data-ref-filename="210OpNum">OpNum</a>);</td></tr>
<tr><th id="914">914</th><td>    <b>if</b> (!<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="915">915</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEN4llvm8RegisterE">mayLiveOut</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#211VirtReg" title='VirtReg' data-ref="211VirtReg" data-ref-filename="211VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="916">916</th><td>        <a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveOut' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LiveOut" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LiveOut">LiveOut</a> = <b>true</b>;</td></tr>
<tr><th id="917">917</th><td>      } <b>else</b> {</td></tr>
<tr><th id="918">918</th><td>        <i>// It is a last (killing) use without the kill flag; add the flag now.</i></td></tr>
<tr><th id="919">919</th><td>        <a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="920">920</th><td>      }</td></tr>
<tr><th id="921">921</th><td>    }</td></tr>
<tr><th id="922">922</th><td>  } <b>else</b> {</td></tr>
<tr><th id="923">923</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!MO.isKill() || LRI-&gt;LastUse == &amp;MI) &amp;&amp; <q>"Invalid kill flag"</q>);</td></tr>
<tr><th id="924">924</th><td>  }</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>  <i>// If necessary allocate a register.</i></td></tr>
<tr><th id="927">927</th><td>  <b>if</b> (<a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a> == <var>0</var>) {</td></tr>
<tr><th id="928">928</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MO.isTied() &amp;&amp; <q>"tied op should be allocated"</q>);</td></tr>
<tr><th id="929">929</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="216Hint" title='Hint' data-type='llvm::Register' data-ref="216Hint" data-ref-filename="216Hint">Hint</dfn>;</td></tr>
<tr><th id="930">930</th><td>    <b>if</b> (<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="931">931</th><td>      <a class="local col6 ref" href="#216Hint" title='Hint' data-ref="216Hint" data-ref-filename="216Hint">Hint</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="932">932</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Hint.isPhysical() &amp;&amp;</td></tr>
<tr><th id="933">933</th><td>             <q>"Copy destination should already be assigned"</q>);</td></tr>
<tr><th id="934">934</th><td>    }</td></tr>
<tr><th id="935">935</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegENS1_8RegisterEb">allocVirtReg</a>(<span class='refarg'><a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#216Hint" title='Hint' data-ref="216Hint" data-ref-filename="216Hint">Hint</a>, <b>false</b>);</td></tr>
<tr><th id="936">936</th><td>    <b>if</b> (<a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Error" title='(anonymous namespace)::RegAllocFast::LiveReg::Error' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Error" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..Error">Error</a>) {</td></tr>
<tr><th id="937">937</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="217RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="217RC" data-ref-filename="217RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#211VirtReg" title='VirtReg' data-ref="211VirtReg" data-ref-filename="211VirtReg">VirtReg</a>);</td></tr>
<tr><th id="938">938</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="218AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="218AllocationOrder" data-ref-filename="218AllocationOrder">AllocationOrder</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col7 ref" href="#217RC" title='RC' data-ref="217RC" data-ref-filename="217RC">RC</a>);</td></tr>
<tr><th id="939">939</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO" data-ref-filename="212MO">MO</a></span>, *<a class="local col8 ref" href="#218AllocationOrder" title='AllocationOrder' data-ref="218AllocationOrder" data-ref-filename="218AllocationOrder">AllocationOrder</a>.<a class="ref fn" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv" data-ref-filename="_ZNK4llvm8ArrayRef5beginEv">begin</a>());</td></tr>
<tr><th id="940">940</th><td>      <b>return</b>;</td></tr>
<tr><th id="941">941</th><td>    }</td></tr>
<tr><th id="942">942</th><td>  }</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..LastUse">LastUse</a> = &amp;<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <b>if</b> (<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>) {</td></tr>
<tr><th id="947">947</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" title='(anonymous namespace)::RegAllocFast::BundleVirtRegsMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..BundleVirtRegsMap">BundleVirtRegsMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#211VirtReg" title='VirtReg' data-ref="211VirtReg" data-ref-filename="211VirtReg">VirtReg</a>]</a> = <a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>);</td></tr>
<tr><th id="950">950</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO" data-ref-filename="212MO">MO</a></span>, <a class="local col3 ref" href="#213LRI" title='LRI' data-ref="213LRI" data-ref-filename="213LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>);</td></tr>
<tr><th id="951">951</th><td>}</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// Changes operand OpNum in MI the refer the PhysReg, considering subregs. This</i></td></tr>
<tr><th id="954">954</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// may invalidate any operand pointers.  Return true if the operand kills its</i></td></tr>
<tr><th id="955">955</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// register.</i></td></tr>
<tr><th id="956">956</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-type='void (anonymous namespace)::RegAllocFast::setPhysReg(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; MO, llvm::MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="219MI" data-ref-filename="219MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="220MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="220MO" data-ref-filename="220MO">MO</dfn>,</td></tr>
<tr><th id="957">957</th><td>                              <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="221PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="958">958</th><td>  <b>if</b> (!<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="959">959</th><td>    <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a>);</td></tr>
<tr><th id="960">960</th><td>    <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb" data-ref-filename="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="961">961</th><td>    <b>return</b>;</td></tr>
<tr><th id="962">962</th><td>  }</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// Handle subregister index.</i></td></tr>
<tr><th id="965">965</th><td>  <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a> ? <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a>, <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) : <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a><a class="ref fn" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej">(</a>));</td></tr>
<tr><th id="966">966</th><td>  <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb" data-ref-filename="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="967">967</th><td>  <i>// Note: We leave the subreg number around a little longer in case of defs.</i></td></tr>
<tr><th id="968">968</th><td><i>  // This is so that the register freeing logic in allocateInstruction can still</i></td></tr>
<tr><th id="969">969</th><td><i>  // recognize this as subregister defs. The code there will clear the number.</i></td></tr>
<tr><th id="970">970</th><td>  <b>if</b> (!<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="971">971</th><td>    <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// A kill flag implies killing the full register. Add corresponding super</i></td></tr>
<tr><th id="974">974</th><td><i>  // register kill.</i></td></tr>
<tr><th id="975">975</th><td>  <b>if</b> (<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="976">976</th><td>    <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="977">977</th><td>    <b>return</b>;</td></tr>
<tr><th id="978">978</th><td>  }</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <i>// A &lt;def,read-undef&gt; of a sub-register requires an implicit def of the full</i></td></tr>
<tr><th id="981">981</th><td><i>  // register.</i></td></tr>
<tr><th id="982">982</th><td>  <b>if</b> (<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO" data-ref-filename="220MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="984">984</th><td>      <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr15addRegisterDeadENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="985">985</th><td>    <b>else</b></td></tr>
<tr><th id="986">986</th><td>      <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18addRegisterDefinedENS_8RegisterEPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#221PhysReg" title='PhysReg' data-ref="221PhysReg" data-ref-filename="221PhysReg">PhysReg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>);</td></tr>
<tr><th id="987">987</th><td>  }</td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><u>#<span data-ppcond="990">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><em>void</em> RegAllocFast::dumpState() <em>const</em> {</td></tr>
<tr><th id="993">993</th><td>  <b>for</b> (<em>unsigned</em> Unit = <var>1</var>, UnitE = TRI-&gt;getNumRegUnits(); Unit != UnitE;</td></tr>
<tr><th id="994">994</th><td>       ++Unit) {</td></tr>
<tr><th id="995">995</th><td>    <b>switch</b> (<em>unsigned</em> VirtReg = RegUnitStates[Unit]) {</td></tr>
<tr><th id="996">996</th><td>    <b>case</b> regFree:</td></tr>
<tr><th id="997">997</th><td>      <b>break</b>;</td></tr>
<tr><th id="998">998</th><td>    <b>case</b> regPreAssigned:</td></tr>
<tr><th id="999">999</th><td>      dbgs() &lt;&lt; <q>" "</q> &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; <q>"[P]"</q>;</td></tr>
<tr><th id="1000">1000</th><td>      <b>break</b>;</td></tr>
<tr><th id="1001">1001</th><td>    <b>case</b> regLiveIn:</td></tr>
<tr><th id="1002">1002</th><td>      llvm_unreachable(<q>"Should not have regLiveIn in map"</q>);</td></tr>
<tr><th id="1003">1003</th><td>    <b>default</b>: {</td></tr>
<tr><th id="1004">1004</th><td>      dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; <kbd>'='</kbd> &lt;&lt; printReg(VirtReg);</td></tr>
<tr><th id="1005">1005</th><td>      LiveRegMap::const_iterator I = findLiveVirtReg(VirtReg);</td></tr>
<tr><th id="1006">1006</th><td>      assert(I != LiveVirtRegs.end() &amp;&amp; <q>"have LiveVirtRegs entry"</q>);</td></tr>
<tr><th id="1007">1007</th><td>      <b>if</b> (I-&gt;LiveOut || I-&gt;Reloaded) {</td></tr>
<tr><th id="1008">1008</th><td>        dbgs() &lt;&lt; <kbd>'['</kbd>;</td></tr>
<tr><th id="1009">1009</th><td>        <b>if</b> (I-&gt;LiveOut) dbgs() &lt;&lt; <kbd>'O'</kbd>;</td></tr>
<tr><th id="1010">1010</th><td>        <b>if</b> (I-&gt;Reloaded) dbgs() &lt;&lt; <kbd>'R'</kbd>;</td></tr>
<tr><th id="1011">1011</th><td>        dbgs() &lt;&lt; <kbd>']'</kbd>;</td></tr>
<tr><th id="1012">1012</th><td>      }</td></tr>
<tr><th id="1013">1013</th><td>      assert(TRI-&gt;hasRegUnit(I-&gt;PhysReg, Unit) &amp;&amp; <q>"inverse mapping present"</q>);</td></tr>
<tr><th id="1014">1014</th><td>      <b>break</b>;</td></tr>
<tr><th id="1015">1015</th><td>    }</td></tr>
<tr><th id="1016">1016</th><td>    }</td></tr>
<tr><th id="1017">1017</th><td>  }</td></tr>
<tr><th id="1018">1018</th><td>  dbgs() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1019">1019</th><td>  <i>// Check that LiveVirtRegs is the inverse.</i></td></tr>
<tr><th id="1020">1020</th><td>  <b>for</b> (<em>const</em> LiveReg &amp;LR : LiveVirtRegs) {</td></tr>
<tr><th id="1021">1021</th><td>    Register VirtReg = LR.VirtReg;</td></tr>
<tr><th id="1022">1022</th><td>    assert(VirtReg.isVirtual() &amp;&amp; <q>"Bad map key"</q>);</td></tr>
<tr><th id="1023">1023</th><td>    MCPhysReg PhysReg = LR.PhysReg;</td></tr>
<tr><th id="1024">1024</th><td>    <b>if</b> (PhysReg != <var>0</var>) {</td></tr>
<tr><th id="1025">1025</th><td>      assert(Register::isPhysicalRegister(PhysReg) &amp;&amp;</td></tr>
<tr><th id="1026">1026</th><td>             <q>"mapped to physreg"</q>);</td></tr>
<tr><th id="1027">1027</th><td>      <b>for</b> (MCRegUnitIterator UI(PhysReg, TRI); UI.isValid(); ++UI) {</td></tr>
<tr><th id="1028">1028</th><td>        assert(RegUnitStates[*UI] == VirtReg &amp;&amp; <q>"inverse map valid"</q>);</td></tr>
<tr><th id="1029">1029</th><td>      }</td></tr>
<tr><th id="1030">1030</th><td>    }</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td>}</td></tr>
<tr><th id="1033">1033</th><td><u>#<span data-ppcond="990">endif</span></u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE">/// Count number of defs consumed from each register class by<span class="command"> \p</span> <span class="arg">Reg</span></i></td></tr>
<tr><th id="1036">1036</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::addRegClassDefCounts' data-type='void (anonymous namespace)::RegAllocFast::addRegClassDefCounts(std::vector&lt;unsigned int&gt; &amp; RegClassDefCounts, llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE">addRegClassDefCounts</dfn>(<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="222RegClassDefCounts" title='RegClassDefCounts' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="222RegClassDefCounts" data-ref-filename="222RegClassDefCounts">RegClassDefCounts</dfn>,</td></tr>
<tr><th id="1037">1037</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="223Reg" title='Reg' data-type='llvm::Register' data-ref="223Reg" data-ref-filename="223Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1038">1038</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegClassDefCounts.size() == TRI-&gt;getNumRegClasses());</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <b>if</b> (<a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg" data-ref-filename="223Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="1041">1041</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="224OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="224OpRC" data-ref-filename="224OpRC">OpRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg" data-ref-filename="223Reg">Reg</a>);</td></tr>
<tr><th id="1042">1042</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="225RCIdx" title='RCIdx' data-type='unsigned int' data-ref="225RCIdx" data-ref-filename="225RCIdx">RCIdx</dfn> = <var>0</var>, <dfn class="local col6 decl" id="226RCIdxEnd" title='RCIdxEnd' data-type='unsigned int' data-ref="226RCIdxEnd" data-ref-filename="226RCIdxEnd">RCIdxEnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>();</td></tr>
<tr><th id="1043">1043</th><td>         <a class="local col5 ref" href="#225RCIdx" title='RCIdx' data-ref="225RCIdx" data-ref-filename="225RCIdx">RCIdx</a> != <a class="local col6 ref" href="#226RCIdxEnd" title='RCIdxEnd' data-ref="226RCIdxEnd" data-ref-filename="226RCIdxEnd">RCIdxEnd</a>; ++<a class="local col5 ref" href="#225RCIdx" title='RCIdx' data-ref="225RCIdx" data-ref-filename="225RCIdx">RCIdx</a>) {</td></tr>
<tr><th id="1044">1044</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="227IdxRC" title='IdxRC' data-type='const llvm::TargetRegisterClass *' data-ref="227IdxRC" data-ref-filename="227IdxRC">IdxRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#225RCIdx" title='RCIdx' data-ref="225RCIdx" data-ref-filename="225RCIdx">RCIdx</a>);</td></tr>
<tr><th id="1045">1045</th><td>      <i>// FIXME: Consider aliasing sub/super registers.</i></td></tr>
<tr><th id="1046">1046</th><td>      <b>if</b> (<a class="local col4 ref" href="#224OpRC" title='OpRC' data-ref="224OpRC" data-ref-filename="224OpRC">OpRC</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#227IdxRC" title='IdxRC' data-ref="227IdxRC" data-ref-filename="227IdxRC">IdxRC</a>))</td></tr>
<tr><th id="1047">1047</th><td>        ++<a class="local col2 ref" href="#222RegClassDefCounts" title='RegClassDefCounts' data-ref="222RegClassDefCounts" data-ref-filename="222RegClassDefCounts">RegClassDefCounts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#225RCIdx" title='RCIdx' data-ref="225RCIdx" data-ref-filename="225RCIdx">RCIdx</a>]</span>;</td></tr>
<tr><th id="1048">1048</th><td>    }</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>    <b>return</b>;</td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="228RCIdx" title='RCIdx' data-type='unsigned int' data-ref="228RCIdx" data-ref-filename="228RCIdx">RCIdx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="229RCIdxEnd" title='RCIdxEnd' data-type='unsigned int' data-ref="229RCIdxEnd" data-ref-filename="229RCIdxEnd">RCIdxEnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>();</td></tr>
<tr><th id="1054">1054</th><td>       <a class="local col8 ref" href="#228RCIdx" title='RCIdx' data-ref="228RCIdx" data-ref-filename="228RCIdx">RCIdx</a> != <a class="local col9 ref" href="#229RCIdxEnd" title='RCIdxEnd' data-ref="229RCIdxEnd" data-ref-filename="229RCIdxEnd">RCIdxEnd</a>; ++<a class="local col8 ref" href="#228RCIdx" title='RCIdx' data-ref="228RCIdx" data-ref-filename="228RCIdx">RCIdx</a>) {</td></tr>
<tr><th id="1055">1055</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="230IdxRC" title='IdxRC' data-type='const llvm::TargetRegisterClass *' data-ref="230IdxRC" data-ref-filename="230IdxRC">IdxRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#228RCIdx" title='RCIdx' data-ref="228RCIdx" data-ref-filename="228RCIdx">RCIdx</a>);</td></tr>
<tr><th id="1056">1056</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="231Alias" title='Alias' data-type='llvm::MCRegAliasIterator' data-ref="231Alias" data-ref-filename="231Alias">Alias</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg" data-ref-filename="223Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>, <b>true</b>); <a class="local col1 ref" href="#231Alias" title='Alias' data-ref="231Alias" data-ref-filename="231Alias">Alias</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#231Alias" title='Alias' data-ref="231Alias" data-ref-filename="231Alias">Alias</a>) {</td></tr>
<tr><th id="1057">1057</th><td>      <b>if</b> (<a class="local col0 ref" href="#230IdxRC" title='IdxRC' data-ref="230IdxRC" data-ref-filename="230IdxRC">IdxRC</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#231Alias" title='Alias' data-ref="231Alias" data-ref-filename="231Alias">Alias</a>)) {</td></tr>
<tr><th id="1058">1058</th><td>        ++<a class="local col2 ref" href="#222RegClassDefCounts" title='RegClassDefCounts' data-ref="222RegClassDefCounts" data-ref-filename="222RegClassDefCounts">RegClassDefCounts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#228RCIdx" title='RCIdx' data-ref="228RCIdx" data-ref-filename="228RCIdx">RCIdx</a>]</span>;</td></tr>
<tr><th id="1059">1059</th><td>        <b>break</b>;</td></tr>
<tr><th id="1060">1060</th><td>      }</td></tr>
<tr><th id="1061">1061</th><td>    }</td></tr>
<tr><th id="1062">1062</th><td>  }</td></tr>
<tr><th id="1063">1063</th><td>}</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-type='void (anonymous namespace)::RegAllocFast::allocateInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI" data-ref-filename="232MI">MI</dfn>) {</td></tr>
<tr><th id="1066">1066</th><td>  <i>// The basic algorithm here is:</i></td></tr>
<tr><th id="1067">1067</th><td><i>  // 1. Mark registers of def operands as free</i></td></tr>
<tr><th id="1068">1068</th><td><i>  // 2. Allocate registers to use operands and place reload instructions for</i></td></tr>
<tr><th id="1069">1069</th><td><i>  //    registers displaced by the allocation.</i></td></tr>
<tr><th id="1070">1070</th><td><i>  //</i></td></tr>
<tr><th id="1071">1071</th><td><i>  // However we need to handle some corner cases:</i></td></tr>
<tr><th id="1072">1072</th><td><i>  // - pre-assigned defs and uses need to be handled before the other def/use</i></td></tr>
<tr><th id="1073">1073</th><td><i>  //   operands are processed to avoid the allocation heuristics clashing with</i></td></tr>
<tr><th id="1074">1074</th><td><i>  //   the pre-assignment.</i></td></tr>
<tr><th id="1075">1075</th><td><i>  // - The "free def operands" step has to come last instead of first for tied</i></td></tr>
<tr><th id="1076">1076</th><td><i>  //   operands and early-clobbers.</i></td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv" data-ref-filename="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1079">1079</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" title='(anonymous namespace)::RegAllocFast::BundleVirtRegsMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..BundleVirtRegsMap">BundleVirtRegsMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <i>// Scan for special cases; Apply pre-assigned register defs to state.</i></td></tr>
<tr><th id="1082">1082</th><td>  <em>bool</em> <dfn class="local col3 decl" id="233HasPhysRegUse" title='HasPhysRegUse' data-type='bool' data-ref="233HasPhysRegUse" data-ref-filename="233HasPhysRegUse">HasPhysRegUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td>  <em>bool</em> <dfn class="local col4 decl" id="234HasRegMask" title='HasRegMask' data-type='bool' data-ref="234HasRegMask" data-ref-filename="234HasRegMask">HasRegMask</dfn> = <b>false</b>;</td></tr>
<tr><th id="1084">1084</th><td>  <em>bool</em> <dfn class="local col5 decl" id="235HasVRegDef" title='HasVRegDef' data-type='bool' data-ref="235HasVRegDef" data-ref-filename="235HasVRegDef">HasVRegDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="1085">1085</th><td>  <em>bool</em> <dfn class="local col6 decl" id="236HasDef" title='HasDef' data-type='bool' data-ref="236HasDef" data-ref-filename="236HasDef">HasDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="1086">1086</th><td>  <em>bool</em> <dfn class="local col7 decl" id="237HasEarlyClobber" title='HasEarlyClobber' data-type='bool' data-ref="237HasEarlyClobber" data-ref-filename="237HasEarlyClobber">HasEarlyClobber</dfn> = <b>false</b>;</td></tr>
<tr><th id="1087">1087</th><td>  <em>bool</em> <dfn class="local col8 decl" id="238NeedToAssignLiveThroughs" title='NeedToAssignLiveThroughs' data-type='bool' data-ref="238NeedToAssignLiveThroughs" data-ref-filename="238NeedToAssignLiveThroughs">NeedToAssignLiveThroughs</dfn> = <b>false</b>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="239MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="239MO" data-ref-filename="239MO">MO</dfn> : <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1089">1089</th><td>    <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1090">1090</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="240Reg" title='Reg' data-type='llvm::Register' data-ref="240Reg" data-ref-filename="240Reg">Reg</dfn> = <a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1091">1091</th><td>      <b>if</b> (<a class="local col0 ref" href="#240Reg" title='Reg' data-ref="240Reg" data-ref-filename="240Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="1092">1092</th><td>        <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1093">1093</th><td>          <a class="local col6 ref" href="#236HasDef" title='HasDef' data-ref="236HasDef" data-ref-filename="236HasDef">HasDef</a> = <b>true</b>;</td></tr>
<tr><th id="1094">1094</th><td>          <a class="local col5 ref" href="#235HasVRegDef" title='HasVRegDef' data-ref="235HasVRegDef" data-ref-filename="235HasVRegDef">HasVRegDef</a> = <b>true</b>;</td></tr>
<tr><th id="1095">1095</th><td>          <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="1096">1096</th><td>            <a class="local col7 ref" href="#237HasEarlyClobber" title='HasEarlyClobber' data-ref="237HasEarlyClobber" data-ref-filename="237HasEarlyClobber">HasEarlyClobber</a> = <b>true</b>;</td></tr>
<tr><th id="1097">1097</th><td>            <a class="local col8 ref" href="#238NeedToAssignLiveThroughs" title='NeedToAssignLiveThroughs' data-ref="238NeedToAssignLiveThroughs" data-ref-filename="238NeedToAssignLiveThroughs">NeedToAssignLiveThroughs</a> = <b>true</b>;</td></tr>
<tr><th id="1098">1098</th><td>          }</td></tr>
<tr><th id="1099">1099</th><td>          <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() || (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var> &amp;&amp; !<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()))</td></tr>
<tr><th id="1100">1100</th><td>            <a class="local col8 ref" href="#238NeedToAssignLiveThroughs" title='NeedToAssignLiveThroughs' data-ref="238NeedToAssignLiveThroughs" data-ref-filename="238NeedToAssignLiveThroughs">NeedToAssignLiveThroughs</a> = <b>true</b>;</td></tr>
<tr><th id="1101">1101</th><td>        }</td></tr>
<tr><th id="1102">1102</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#240Reg" title='Reg' data-ref="240Reg" data-ref-filename="240Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="1103">1103</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#240Reg" title='Reg' data-ref="240Reg" data-ref-filename="240Reg">Reg</a>)) {</td></tr>
<tr><th id="1104">1104</th><td>          <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1105">1105</th><td>            <a class="local col6 ref" href="#236HasDef" title='HasDef' data-ref="236HasDef" data-ref-filename="236HasDef">HasDef</a> = <b>true</b>;</td></tr>
<tr><th id="1106">1106</th><td>            <em>bool</em> <dfn class="local col1 decl" id="241displacedAny" title='displacedAny' data-type='bool' data-ref="241displacedAny" data-ref-filename="241displacedAny">displacedAny</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegERN4llvm12MachineInstrEt">definePhysReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#240Reg" title='Reg' data-ref="240Reg" data-ref-filename="240Reg">Reg</a>);</td></tr>
<tr><th id="1107">1107</th><td>            <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1108">1108</th><td>              <a class="local col7 ref" href="#237HasEarlyClobber" title='HasEarlyClobber' data-ref="237HasEarlyClobber" data-ref-filename="237HasEarlyClobber">HasEarlyClobber</a> = <b>true</b>;</td></tr>
<tr><th id="1109">1109</th><td>            <b>if</b> (!<a class="local col1 ref" href="#241displacedAny" title='displacedAny' data-ref="241displacedAny" data-ref-filename="241displacedAny">displacedAny</a>)</td></tr>
<tr><th id="1110">1110</th><td>              <a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="1111">1111</th><td>          }</td></tr>
<tr><th id="1112">1112</th><td>          <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="1113">1113</th><td>            <a class="local col3 ref" href="#233HasPhysRegUse" title='HasPhysRegUse' data-ref="233HasPhysRegUse" data-ref-filename="233HasPhysRegUse">HasPhysRegUse</a> = <b>true</b>;</td></tr>
<tr><th id="1114">1114</th><td>        }</td></tr>
<tr><th id="1115">1115</th><td>      }</td></tr>
<tr><th id="1116">1116</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#239MO" title='MO' data-ref="239MO" data-ref-filename="239MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1117">1117</th><td>      <a class="local col4 ref" href="#234HasRegMask" title='HasRegMask' data-ref="234HasRegMask" data-ref-filename="234HasRegMask">HasRegMask</a> = <b>true</b>;</td></tr>
<tr><th id="1118">1118</th><td>    }</td></tr>
<tr><th id="1119">1119</th><td>  }</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <i>// Allocate virtreg defs.</i></td></tr>
<tr><th id="1122">1122</th><td>  <b>if</b> (<a class="local col6 ref" href="#236HasDef" title='HasDef' data-ref="236HasDef" data-ref-filename="236HasDef">HasDef</a>) {</td></tr>
<tr><th id="1123">1123</th><td>    <b>if</b> (<a class="local col5 ref" href="#235HasVRegDef" title='HasVRegDef' data-ref="235HasVRegDef" data-ref-filename="235HasVRegDef">HasVRegDef</a>) {</td></tr>
<tr><th id="1124">1124</th><td>      <i>// Special handling for early clobbers, tied operands or subregister defs:</i></td></tr>
<tr><th id="1125">1125</th><td><i>      // Compared to "normal" defs these:</i></td></tr>
<tr><th id="1126">1126</th><td><i>      // - Must not use a register that is pre-assigned for a use operand.</i></td></tr>
<tr><th id="1127">1127</th><td><i>      // - In order to solve tricky inline assembly constraints we change the</i></td></tr>
<tr><th id="1128">1128</th><td><i>      //   heuristic to figure out a good operand order before doing</i></td></tr>
<tr><th id="1129">1129</th><td><i>      //   assignments.</i></td></tr>
<tr><th id="1130">1130</th><td>      <b>if</b> (<a class="local col8 ref" href="#238NeedToAssignLiveThroughs" title='NeedToAssignLiveThroughs' data-ref="238NeedToAssignLiveThroughs" data-ref-filename="238NeedToAssignLiveThroughs">NeedToAssignLiveThroughs</a>) {</td></tr>
<tr><th id="1131">1131</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DefOperandIndexes" title='(anonymous namespace)::RegAllocFast::DefOperandIndexes' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" data-ref-filename="(anonymousnamespace)..RegAllocFast..DefOperandIndexes">DefOperandIndexes</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1132">1132</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv" data-ref-filename="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>        <i>// Track number of defs which may consume a register from the class.</i></td></tr>
<tr><th id="1135">1135</th><td>        <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="242RegClassDefCounts" title='RegClassDefCounts' data-type='std::vector&lt;unsigned int&gt;' data-ref="242RegClassDefCounts" data-ref-filename="242RegClassDefCounts">RegClassDefCounts</dfn><span class='ref fn' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_" data-ref-filename="_ZNSt6vectorC1EmRKT_RKT0_">(</span><a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>(), <var>0</var>);</td></tr>
<tr><th id="1136">1136</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegClassDefCounts[<var>0</var>] == <var>0</var>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Need to assign livethroughs\n"</q>);</td></tr>
<tr><th id="1139">1139</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="243I" title='I' data-type='unsigned int' data-ref="243I" data-ref-filename="243I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="244E" title='E' data-type='unsigned int' data-ref="244E" data-ref-filename="244E">E</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#243I" title='I' data-ref="243I" data-ref-filename="243I">I</a> &lt; <a class="local col4 ref" href="#244E" title='E' data-ref="244E" data-ref-filename="244E">E</a>; ++<a class="local col3 ref" href="#243I" title='I' data-ref="243I" data-ref-filename="243I">I</a>) {</td></tr>
<tr><th id="1140">1140</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="245MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="245MO" data-ref-filename="245MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243I" title='I' data-ref="243I" data-ref-filename="243I">I</a>);</td></tr>
<tr><th id="1141">1141</th><td>          <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO" data-ref-filename="245MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1142">1142</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1143">1143</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="246Reg" title='Reg' data-type='llvm::Register' data-ref="246Reg" data-ref-filename="246Reg">Reg</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO" data-ref-filename="245MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1144">1144</th><td>          <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO" data-ref-filename="245MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="1145">1145</th><td>            <b>if</b> (<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="1146">1146</th><td>              <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"mark extra used: "</q> &lt;&lt; printReg(Reg, TRI)</td></tr>
<tr><th id="1147">1147</th><td>                                &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1148">1148</th><td>              <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markPhysRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt">markPhysRegUsedInInstr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>);</td></tr>
<tr><th id="1149">1149</th><td>            }</td></tr>
<tr><th id="1150">1150</th><td>          }</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>          <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO" data-ref-filename="245MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1153">1153</th><td>            <b>if</b> (<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1154">1154</th><td>              <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DefOperandIndexes" title='(anonymous namespace)::RegAllocFast::DefOperandIndexes' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" data-ref-filename="(anonymousnamespace)..RegAllocFast..DefOperandIndexes">DefOperandIndexes</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#243I" title='I' data-ref="243I" data-ref-filename="243I">I</a>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>            <a class="tu member fn" href="#_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::addRegClassDefCounts' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE">addRegClassDefCounts</a>(<span class='refarg'><a class="local col2 ref" href="#242RegClassDefCounts" title='RegClassDefCounts' data-ref="242RegClassDefCounts" data-ref-filename="242RegClassDefCounts">RegClassDefCounts</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>);</td></tr>
<tr><th id="1157">1157</th><td>          }</td></tr>
<tr><th id="1158">1158</th><td>        }</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>        <span class="namespace">llvm::</span><a class="tu ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-use='c' data-ref="_ZN4llvm4sortEOT_T0_" data-ref-filename="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DefOperandIndexes" title='(anonymous namespace)::RegAllocFast::DefOperandIndexes' data-use='a' data-ref="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" data-ref-filename="(anonymousnamespace)..RegAllocFast..DefOperandIndexes">DefOperandIndexes</a></span>, [&amp;](<a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="247I0" title='I0' data-type='uint16_t' data-ref="247I0" data-ref-filename="247I0">I0</dfn>, <a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="248I1" title='I1' data-type='uint16_t' data-ref="248I1" data-ref-filename="248I1">I1</dfn>) {</td></tr>
<tr><th id="1161">1161</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="249MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="249MO0" data-ref-filename="249MO0">MO0</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247I0" title='I0' data-ref="247I0" data-ref-filename="247I0">I0</a>);</td></tr>
<tr><th id="1162">1162</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="250MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="250MO1" data-ref-filename="250MO1">MO1</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#248I1" title='I1' data-ref="248I1" data-ref-filename="248I1">I1</a>);</td></tr>
<tr><th id="1163">1163</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="251Reg0" title='Reg0' data-type='llvm::Register' data-ref="251Reg0" data-ref-filename="251Reg0">Reg0</dfn> = <a class="local col9 ref" href="#249MO0" title='MO0' data-ref="249MO0" data-ref-filename="249MO0">MO0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1164">1164</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252Reg1" title='Reg1' data-type='llvm::Register' data-ref="252Reg1" data-ref-filename="252Reg1">Reg1</dfn> = <a class="local col0 ref" href="#250MO1" title='MO1' data-ref="250MO1" data-ref-filename="250MO1">MO1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1165">1165</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="253RC0" title='RC0' data-type='const llvm::TargetRegisterClass &amp;' data-ref="253RC0" data-ref-filename="253RC0">RC0</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#251Reg0" title='Reg0' data-ref="251Reg0" data-ref-filename="251Reg0">Reg0</a>);</td></tr>
<tr><th id="1166">1166</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="254RC1" title='RC1' data-type='const llvm::TargetRegisterClass &amp;' data-ref="254RC1" data-ref-filename="254RC1">RC1</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#252Reg1" title='Reg1' data-ref="252Reg1" data-ref-filename="252Reg1">Reg1</a>);</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>          <i>// Identify regclass that are easy to use up completely just in this</i></td></tr>
<tr><th id="1169">1169</th><td><i>          // instruction.</i></td></tr>
<tr><th id="1170">1170</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="255ClassSize0" title='ClassSize0' data-type='unsigned int' data-ref="255ClassSize0" data-ref-filename="255ClassSize0">ClassSize0</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col3 ref" href="#253RC0" title='RC0' data-ref="253RC0" data-ref-filename="253RC0">RC0</a>).<a class="ref fn" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1171">1171</th><td>          <em>unsigned</em> <dfn class="local col6 decl" id="256ClassSize1" title='ClassSize1' data-type='unsigned int' data-ref="256ClassSize1" data-ref-filename="256ClassSize1">ClassSize1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col4 ref" href="#254RC1" title='RC1' data-ref="254RC1" data-ref-filename="254RC1">RC1</a>).<a class="ref fn" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>          <em>bool</em> <dfn class="local col7 decl" id="257SmallClass0" title='SmallClass0' data-type='bool' data-ref="257SmallClass0" data-ref-filename="257SmallClass0">SmallClass0</dfn> = <a class="local col5 ref" href="#255ClassSize0" title='ClassSize0' data-ref="255ClassSize0" data-ref-filename="255ClassSize0">ClassSize0</a> &lt; <a class="local col2 ref" href="#242RegClassDefCounts" title='RegClassDefCounts' data-ref="242RegClassDefCounts" data-ref-filename="242RegClassDefCounts">RegClassDefCounts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#253RC0" title='RC0' data-ref="253RC0" data-ref-filename="253RC0">RC0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</span>;</td></tr>
<tr><th id="1174">1174</th><td>          <em>bool</em> <dfn class="local col8 decl" id="258SmallClass1" title='SmallClass1' data-type='bool' data-ref="258SmallClass1" data-ref-filename="258SmallClass1">SmallClass1</dfn> = <a class="local col6 ref" href="#256ClassSize1" title='ClassSize1' data-ref="256ClassSize1" data-ref-filename="256ClassSize1">ClassSize1</a> &lt; <a class="local col2 ref" href="#242RegClassDefCounts" title='RegClassDefCounts' data-ref="242RegClassDefCounts" data-ref-filename="242RegClassDefCounts">RegClassDefCounts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#254RC1" title='RC1' data-ref="254RC1" data-ref-filename="254RC1">RC1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</span>;</td></tr>
<tr><th id="1175">1175</th><td>          <b>if</b> (<a class="local col7 ref" href="#257SmallClass0" title='SmallClass0' data-ref="257SmallClass0" data-ref-filename="257SmallClass0">SmallClass0</a> &gt; <a class="local col8 ref" href="#258SmallClass1" title='SmallClass1' data-ref="258SmallClass1" data-ref-filename="258SmallClass1">SmallClass1</a>)</td></tr>
<tr><th id="1176">1176</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1177">1177</th><td>          <b>if</b> (<a class="local col7 ref" href="#257SmallClass0" title='SmallClass0' data-ref="257SmallClass0" data-ref-filename="257SmallClass0">SmallClass0</a> &lt; <a class="local col8 ref" href="#258SmallClass1" title='SmallClass1' data-ref="258SmallClass1" data-ref-filename="258SmallClass1">SmallClass1</a>)</td></tr>
<tr><th id="1178">1178</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>          <i>// Allocate early clobbers and livethrough operands first.</i></td></tr>
<tr><th id="1181">1181</th><td>          <em>bool</em> <dfn class="local col9 decl" id="259Livethrough0" title='Livethrough0' data-type='bool' data-ref="259Livethrough0" data-ref-filename="259Livethrough0">Livethrough0</dfn> = <a class="local col9 ref" href="#249MO0" title='MO0' data-ref="249MO0" data-ref-filename="249MO0">MO0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() || <a class="local col9 ref" href="#249MO0" title='MO0' data-ref="249MO0" data-ref-filename="249MO0">MO0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() ||</td></tr>
<tr><th id="1182">1182</th><td>                              (<a class="local col9 ref" href="#249MO0" title='MO0' data-ref="249MO0" data-ref-filename="249MO0">MO0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; !<a class="local col9 ref" href="#249MO0" title='MO0' data-ref="249MO0" data-ref-filename="249MO0">MO0</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1183">1183</th><td>          <em>bool</em> <dfn class="local col0 decl" id="260Livethrough1" title='Livethrough1' data-type='bool' data-ref="260Livethrough1" data-ref-filename="260Livethrough1">Livethrough1</dfn> = <a class="local col0 ref" href="#250MO1" title='MO1' data-ref="250MO1" data-ref-filename="250MO1">MO1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() || <a class="local col0 ref" href="#250MO1" title='MO1' data-ref="250MO1" data-ref-filename="250MO1">MO1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() ||</td></tr>
<tr><th id="1184">1184</th><td>                              (<a class="local col0 ref" href="#250MO1" title='MO1' data-ref="250MO1" data-ref-filename="250MO1">MO1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; !<a class="local col0 ref" href="#250MO1" title='MO1' data-ref="250MO1" data-ref-filename="250MO1">MO1</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1185">1185</th><td>          <b>if</b> (<a class="local col9 ref" href="#259Livethrough0" title='Livethrough0' data-ref="259Livethrough0" data-ref-filename="259Livethrough0">Livethrough0</a> &gt; <a class="local col0 ref" href="#260Livethrough1" title='Livethrough1' data-ref="260Livethrough1" data-ref-filename="260Livethrough1">Livethrough1</a>)</td></tr>
<tr><th id="1186">1186</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1187">1187</th><td>          <b>if</b> (<a class="local col9 ref" href="#259Livethrough0" title='Livethrough0' data-ref="259Livethrough0" data-ref-filename="259Livethrough0">Livethrough0</a> &lt; <a class="local col0 ref" href="#260Livethrough1" title='Livethrough1' data-ref="260Livethrough1" data-ref-filename="260Livethrough1">Livethrough1</a>)</td></tr>
<tr><th id="1188">1188</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>          <i>// Tie-break rule: operand index.</i></td></tr>
<tr><th id="1191">1191</th><td>          <b>return</b> <a class="local col7 ref" href="#247I0" title='I0' data-ref="247I0" data-ref-filename="247I0">I0</a> &lt; <a class="local col8 ref" href="#248I1" title='I1' data-ref="248I1" data-ref-filename="248I1">I1</a>;</td></tr>
<tr><th id="1192">1192</th><td>        });</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>        <b>for</b> (<a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="261OpIdx" title='OpIdx' data-type='uint16_t' data-ref="261OpIdx" data-ref-filename="261OpIdx">OpIdx</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DefOperandIndexes" title='(anonymous namespace)::RegAllocFast::DefOperandIndexes' data-ref="(anonymousnamespace)::RegAllocFast::DefOperandIndexes" data-ref-filename="(anonymousnamespace)..RegAllocFast..DefOperandIndexes">DefOperandIndexes</a>) {</td></tr>
<tr><th id="1195">1195</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="262MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="262MO" data-ref-filename="262MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#261OpIdx" title='OpIdx' data-ref="261OpIdx" data-ref-filename="261OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1196">1196</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Allocating "</q> &lt;&lt; MO &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1197">1197</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="263Reg" title='Reg' data-type='unsigned int' data-ref="263Reg" data-ref-filename="263Reg">Reg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO" data-ref-filename="262MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1198">1198</th><td>          <b>if</b> (<a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO" data-ref-filename="262MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() || <a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO" data-ref-filename="262MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() ||</td></tr>
<tr><th id="1199">1199</th><td>              (<a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO" data-ref-filename="262MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="local col2 ref" href="#262MO" title='MO' data-ref="262MO" data-ref-filename="262MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())) {</td></tr>
<tr><th id="1200">1200</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::defineLiveThroughVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast24defineLiveThroughVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">defineLiveThroughVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="local col1 ref" href="#261OpIdx" title='OpIdx' data-ref="261OpIdx" data-ref-filename="261OpIdx">OpIdx</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263Reg" title='Reg' data-ref="263Reg" data-ref-filename="263Reg">Reg</a>);</td></tr>
<tr><th id="1201">1201</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1202">1202</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">defineVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="local col1 ref" href="#261OpIdx" title='OpIdx' data-ref="261OpIdx" data-ref-filename="261OpIdx">OpIdx</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263Reg" title='Reg' data-ref="263Reg" data-ref-filename="263Reg">Reg</a>);</td></tr>
<tr><th id="1203">1203</th><td>          }</td></tr>
<tr><th id="1204">1204</th><td>        }</td></tr>
<tr><th id="1205">1205</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1206">1206</th><td>        <i>// Assign virtual register defs.</i></td></tr>
<tr><th id="1207">1207</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="264I" title='I' data-type='unsigned int' data-ref="264I" data-ref-filename="264I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="265E" title='E' data-type='unsigned int' data-ref="265E" data-ref-filename="265E">E</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> &lt; <a class="local col5 ref" href="#265E" title='E' data-ref="265E" data-ref-filename="265E">E</a>; ++<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>) {</td></tr>
<tr><th id="1208">1208</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="266MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="266MO" data-ref-filename="266MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>);</td></tr>
<tr><th id="1209">1209</th><td>          <b>if</b> (!<a class="local col6 ref" href="#266MO" title='MO' data-ref="266MO" data-ref-filename="266MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#266MO" title='MO' data-ref="266MO" data-ref-filename="266MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1210">1210</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1211">1211</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="267Reg" title='Reg' data-type='llvm::Register' data-ref="267Reg" data-ref-filename="267Reg">Reg</dfn> = <a class="local col6 ref" href="#266MO" title='MO' data-ref="266MO" data-ref-filename="266MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1212">1212</th><td>          <b>if</b> (<a class="local col7 ref" href="#267Reg" title='Reg' data-ref="267Reg" data-ref-filename="267Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1213">1213</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjNS1_8RegisterEb">defineVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#267Reg" title='Reg' data-ref="267Reg" data-ref-filename="267Reg">Reg</a>);</td></tr>
<tr><th id="1214">1214</th><td>        }</td></tr>
<tr><th id="1215">1215</th><td>      }</td></tr>
<tr><th id="1216">1216</th><td>    }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>    <i>// Free registers occupied by defs.</i></td></tr>
<tr><th id="1219">1219</th><td><i>    // Iterate operands in reverse order, so we see the implicit super register</i></td></tr>
<tr><th id="1220">1220</th><td><i>    // defs first (we added them earlier in case of &lt;def,read-undef&gt;).</i></td></tr>
<tr><th id="1221">1221</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="268I" title='I' data-type='unsigned int' data-ref="268I" data-ref-filename="268I">I</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#268I" title='I' data-ref="268I" data-ref-filename="268I">I</a>-- &gt; <var>0</var>;) {</td></tr>
<tr><th id="1222">1222</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="269MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="269MO" data-ref-filename="269MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#268I" title='I' data-ref="268I" data-ref-filename="268I">I</a>);</td></tr>
<tr><th id="1223">1223</th><td>      <b>if</b> (!<a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1224">1224</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>      <i>// subreg defs don't free the full register. We left the subreg number</i></td></tr>
<tr><th id="1227">1227</th><td><i>      // around as a marker in setPhysReg() to recognize this case here.</i></td></tr>
<tr><th id="1228">1228</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var>) {</td></tr>
<tr><th id="1229">1229</th><td>        <a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1230">1230</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1231">1231</th><td>      }</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>      <i>// Do not free tied operands and early clobbers.</i></td></tr>
<tr><th id="1234">1234</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() || <a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1235">1235</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1236">1236</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="270Reg" title='Reg' data-type='llvm::Register' data-ref="270Reg" data-ref-filename="270Reg">Reg</dfn> = <a class="local col9 ref" href="#269MO" title='MO' data-ref="269MO" data-ref-filename="269MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1237">1237</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#270Reg" title='Reg' data-ref="270Reg" data-ref-filename="270Reg">Reg</a>)</td></tr>
<tr><th id="1238">1238</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1239">1239</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isPhysical());</td></tr>
<tr><th id="1240">1240</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#270Reg" title='Reg' data-ref="270Reg" data-ref-filename="270Reg">Reg</a>))</td></tr>
<tr><th id="1241">1241</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1242">1242</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" title='(anonymous namespace)::RegAllocFast::freePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt">freePhysReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#270Reg" title='Reg' data-ref="270Reg" data-ref-filename="270Reg">Reg</a>);</td></tr>
<tr><th id="1243">1243</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::unmarkRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt">unmarkRegUsedInInstr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#270Reg" title='Reg' data-ref="270Reg" data-ref-filename="270Reg">Reg</a>);</td></tr>
<tr><th id="1244">1244</th><td>    }</td></tr>
<tr><th id="1245">1245</th><td>  }</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <i>// Displace clobbered registers.</i></td></tr>
<tr><th id="1248">1248</th><td>  <b>if</b> (<a class="local col4 ref" href="#234HasRegMask" title='HasRegMask' data-ref="234HasRegMask" data-ref-filename="234HasRegMask">HasRegMask</a>) {</td></tr>
<tr><th id="1249">1249</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="271MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="271MO" data-ref-filename="271MO">MO</dfn> : <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1250">1250</th><td>      <b>if</b> (<a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO" data-ref-filename="271MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1251">1251</th><td>        <i>// MRI bookkeeping.</i></td></tr>
<tr><th id="1252">1252</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj" title='llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask' data-ref="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj" data-ref-filename="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj">addPhysRegsUsedFromRegMask</a>(<a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO" data-ref-filename="271MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>        <i>// Displace clobbered registers.</i></td></tr>
<tr><th id="1255">1255</th><td>        <em>const</em> <a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="272Mask" title='Mask' data-type='const uint32_t *' data-ref="272Mask" data-ref-filename="272Mask">Mask</dfn> = <a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO" data-ref-filename="271MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="1256">1256</th><td>        <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col3 decl" id="273LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="273LRI" data-ref-filename="273LRI">LRI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5beginEv" title='llvm::SparseSet::begin' data-use='c' data-ref="_ZN4llvm9SparseSet5beginEv" data-ref-filename="_ZN4llvm9SparseSet5beginEv">begin</a>(),</td></tr>
<tr><th id="1257">1257</th><td>             <dfn class="local col4 decl" id="274LRIE" title='LRIE' data-type='LiveRegMap::iterator' data-ref="274LRIE" data-ref-filename="274LRIE">LRIE</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv" data-ref-filename="_ZN4llvm9SparseSet3endEv">end</a>(); <a class="local col3 ref" href="#273LRI" title='LRI' data-ref="273LRI" data-ref-filename="273LRI">LRI</a> != <a class="local col4 ref" href="#274LRIE" title='LRIE' data-ref="274LRIE" data-ref-filename="274LRIE">LRIE</a>; ++<a class="local col3 ref" href="#273LRI" title='LRI' data-ref="273LRI" data-ref-filename="273LRI">LRI</a>) {</td></tr>
<tr><th id="1258">1258</th><td>          <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="275PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="275PhysReg" data-ref-filename="275PhysReg">PhysReg</dfn> = <a class="local col3 ref" href="#273LRI" title='LRI' data-ref="273LRI" data-ref-filename="273LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>;</td></tr>
<tr><th id="1259">1259</th><td>          <b>if</b> (<a class="local col5 ref" href="#275PhysReg" title='PhysReg' data-ref="275PhysReg" data-ref-filename="275PhysReg">PhysReg</a> != <var>0</var> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE" data-ref-filename="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE">clobbersPhysReg</a>(<a class="local col2 ref" href="#272Mask" title='Mask' data-ref="272Mask" data-ref-filename="272Mask">Mask</a>, <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#275PhysReg" title='PhysReg' data-ref="275PhysReg" data-ref-filename="275PhysReg">PhysReg</a>))</td></tr>
<tr><th id="1260">1260</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::displacePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt">displacePhysReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="local col5 ref" href="#275PhysReg" title='PhysReg' data-ref="275PhysReg" data-ref-filename="275PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1261">1261</th><td>        }</td></tr>
<tr><th id="1262">1262</th><td>      }</td></tr>
<tr><th id="1263">1263</th><td>    }</td></tr>
<tr><th id="1264">1264</th><td>  }</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <i>// Apply pre-assigned register uses to state.</i></td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (<a class="local col3 ref" href="#233HasPhysRegUse" title='HasPhysRegUse' data-ref="233HasPhysRegUse" data-ref-filename="233HasPhysRegUse">HasPhysRegUse</a>) {</td></tr>
<tr><th id="1268">1268</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="276MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="276MO" data-ref-filename="276MO">MO</dfn> : <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1269">1269</th><td>      <b>if</b> (!<a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO" data-ref-filename="276MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO" data-ref-filename="276MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="1270">1270</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1271">1271</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="277Reg" title='Reg' data-type='llvm::Register' data-ref="277Reg" data-ref-filename="277Reg">Reg</dfn> = <a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO" data-ref-filename="276MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1272">1272</th><td>      <b>if</b> (!<a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg" data-ref-filename="277Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="1273">1273</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1274">1274</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg" data-ref-filename="277Reg">Reg</a>))</td></tr>
<tr><th id="1275">1275</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1276">1276</th><td>      <em>bool</em> <dfn class="local col8 decl" id="278displacedAny" title='displacedAny' data-type='bool' data-ref="278displacedAny" data-ref-filename="278displacedAny">displacedAny</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm12MachineInstrEt">usePhysReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg" data-ref-filename="277Reg">Reg</a>);</td></tr>
<tr><th id="1277">1277</th><td>      <b>if</b> (!<a class="local col8 ref" href="#278displacedAny" title='displacedAny' data-ref="278displacedAny" data-ref-filename="278displacedAny">displacedAny</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg" data-ref-filename="277Reg">Reg</a>))</td></tr>
<tr><th id="1278">1278</th><td>        <a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO" data-ref-filename="276MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1279">1279</th><td>    }</td></tr>
<tr><th id="1280">1280</th><td>  }</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// Allocate virtreg uses and insert reloads as necessary.</i></td></tr>
<tr><th id="1283">1283</th><td>  <em>bool</em> <dfn class="local col9 decl" id="279HasUndefUse" title='HasUndefUse' data-type='bool' data-ref="279HasUndefUse" data-ref-filename="279HasUndefUse">HasUndefUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="1284">1284</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="280I" title='I' data-type='unsigned int' data-ref="280I" data-ref-filename="280I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#280I" title='I' data-ref="280I" data-ref-filename="280I">I</a> &lt; <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col0 ref" href="#280I" title='I' data-ref="280I" data-ref-filename="280I">I</a>) {</td></tr>
<tr><th id="1285">1285</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="281MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="281MO" data-ref-filename="281MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#280I" title='I' data-ref="280I" data-ref-filename="280I">I</a>);</td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (!<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1287">1287</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1288">1288</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="282Reg" title='Reg' data-type='llvm::Register' data-ref="282Reg" data-ref-filename="282Reg">Reg</dfn> = <a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1289">1289</th><td>    <b>if</b> (!<a class="local col2 ref" href="#282Reg" title='Reg' data-ref="282Reg" data-ref-filename="282Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1290">1290</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>    <b>if</b> (<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="1293">1293</th><td>      <a class="local col9 ref" href="#279HasUndefUse" title='HasUndefUse' data-ref="279HasUndefUse" data-ref-filename="279HasUndefUse">HasUndefUse</a> = <b>true</b>;</td></tr>
<tr><th id="1294">1294</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1295">1295</th><td>    }</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <i>// Populate MayLiveAcrossBlocks in case the use block is allocated before</i></td></tr>
<tr><th id="1299">1299</th><td><i>    // the def block (removing the vreg uses).</i></td></tr>
<tr><th id="1300">1300</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEN4llvm8RegisterE">mayLiveIn</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282Reg" title='Reg' data-ref="282Reg" data-ref-filename="282Reg">Reg</a>);</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MO.isInternalRead() &amp;&amp; <q>"Bundles not supported"</q>);</td></tr>
<tr><th id="1304">1304</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.readsReg() &amp;&amp; <q>"reading use"</q>);</td></tr>
<tr><th id="1305">1305</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" title='(anonymous namespace)::RegAllocFast::useVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10useVirtRegERN4llvm12MachineInstrEjNS1_8RegisterE">useVirtReg</a>(<span class='refarg'><a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a></span>, <a class="local col0 ref" href="#280I" title='I' data-ref="280I" data-ref-filename="280I">I</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282Reg" title='Reg' data-ref="282Reg" data-ref-filename="282Reg">Reg</a>);</td></tr>
<tr><th id="1306">1306</th><td>  }</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <i>// Allocate undef operands. This is a separate step because in a situation</i></td></tr>
<tr><th id="1309">1309</th><td><i>  // like  ` = OP undef %X, %X`    both operands need the same register assign</i></td></tr>
<tr><th id="1310">1310</th><td><i>  // so we should perform the normal assignment first.</i></td></tr>
<tr><th id="1311">1311</th><td>  <b>if</b> (<a class="local col9 ref" href="#279HasUndefUse" title='HasUndefUse' data-ref="279HasUndefUse" data-ref-filename="279HasUndefUse">HasUndefUse</a>) {</td></tr>
<tr><th id="1312">1312</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="283MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="283MO" data-ref-filename="283MO">MO</dfn> : <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="1313">1313</th><td>      <b>if</b> (!<a class="local col3 ref" href="#283MO" title='MO' data-ref="283MO" data-ref-filename="283MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#283MO" title='MO' data-ref="283MO" data-ref-filename="283MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1314">1314</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1315">1315</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="284Reg" title='Reg' data-type='llvm::Register' data-ref="284Reg" data-ref-filename="284Reg">Reg</dfn> = <a class="local col3 ref" href="#283MO" title='MO' data-ref="283MO" data-ref-filename="283MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1316">1316</th><td>      <b>if</b> (!<a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1317">1317</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isUndef() &amp;&amp; <q>"Should only have undef virtreg uses left"</q>);</td></tr>
<tr><th id="1320">1320</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</a>(<span class='refarg'><a class="local col3 ref" href="#283MO" title='MO' data-ref="283MO" data-ref-filename="283MO">MO</a></span>);</td></tr>
<tr><th id="1321">1321</th><td>    }</td></tr>
<tr><th id="1322">1322</th><td>  }</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>  <i>// Free early clobbers.</i></td></tr>
<tr><th id="1325">1325</th><td>  <b>if</b> (<a class="local col7 ref" href="#237HasEarlyClobber" title='HasEarlyClobber' data-ref="237HasEarlyClobber" data-ref-filename="237HasEarlyClobber">HasEarlyClobber</a>) {</td></tr>
<tr><th id="1326">1326</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="285I" title='I' data-type='unsigned int' data-ref="285I" data-ref-filename="285I">I</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#285I" title='I' data-ref="285I" data-ref-filename="285I">I</a>-- &gt; <var>0</var>; ) {</td></tr>
<tr><th id="1327">1327</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="286MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="286MO" data-ref-filename="286MO">MO</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I" data-ref-filename="285I">I</a>);</td></tr>
<tr><th id="1328">1328</th><td>      <b>if</b> (!<a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1329">1329</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1330">1330</th><td>      <i>// subreg defs don't free the full register. We left the subreg number</i></td></tr>
<tr><th id="1331">1331</th><td><i>      // around as a marker in setPhysReg() to recognize this case here.</i></td></tr>
<tr><th id="1332">1332</th><td>      <b>if</b> (<a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var>) {</td></tr>
<tr><th id="1333">1333</th><td>        <a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1334">1334</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1335">1335</th><td>      }</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="287Reg" title='Reg' data-type='llvm::Register' data-ref="287Reg" data-ref-filename="287Reg">Reg</dfn> = <a class="local col6 ref" href="#286MO" title='MO' data-ref="286MO" data-ref-filename="286MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1338">1338</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#287Reg" title='Reg' data-ref="287Reg" data-ref-filename="287Reg">Reg</a>)</td></tr>
<tr><th id="1339">1339</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1340">1340</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg.isPhysical() &amp;&amp; <q>"should have register assigned"</q>);</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>      <i>// We sometimes get odd situations like:</i></td></tr>
<tr><th id="1343">1343</th><td><i>      //    early-clobber %x0 = INSTRUCTION %x0</i></td></tr>
<tr><th id="1344">1344</th><td><i>      // which is semantically questionable as the early-clobber should</i></td></tr>
<tr><th id="1345">1345</th><td><i>      // apply before the use. But in practice we consider the use to</i></td></tr>
<tr><th id="1346">1346</th><td><i>      // happen before the early clobber now. Don't free the early clobber</i></td></tr>
<tr><th id="1347">1347</th><td><i>      // register in this case.</i></td></tr>
<tr><th id="1348">1348</th><td>      <b>if</b> (<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#287Reg" title='Reg' data-ref="287Reg" data-ref-filename="287Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>))</td></tr>
<tr><th id="1349">1349</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" title='(anonymous namespace)::RegAllocFast::freePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt">freePhysReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#287Reg" title='Reg' data-ref="287Reg" data-ref-filename="287Reg">Reg</a>);</td></tr>
<tr><th id="1352">1352</th><td>    }</td></tr>
<tr><th id="1353">1353</th><td>  }</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"&lt;&lt; "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1356">1356</th><td>  <b>if</b> (<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="1357">1357</th><td>      <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>2</var>) {</td></tr>
<tr><th id="1358">1358</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Mark identity copy for removal\n"</q>);</td></tr>
<tr><th id="1359">1359</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced" data-ref-filename="(anonymousnamespace)..RegAllocFast..Coalesced">Coalesced</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI" data-ref-filename="232MI">MI</a>);</td></tr>
<tr><th id="1360">1360</th><td>  }</td></tr>
<tr><th id="1361">1361</th><td>}</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-type='void (anonymous namespace)::RegAllocFast::handleDebugValue(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="288MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="288MI" data-ref-filename="288MI">MI</dfn>) {</td></tr>
<tr><th id="1364">1364</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="289MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="289MO" data-ref-filename="289MO">MO</dfn> = <a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <i>// Ignore DBG_VALUEs that aren't based on virtual registers. These are</i></td></tr>
<tr><th id="1367">1367</th><td><i>  // mostly constants and frame indices.</i></td></tr>
<tr><th id="1368">1368</th><td>  <b>if</b> (!<a class="local col9 ref" href="#289MO" title='MO' data-ref="289MO" data-ref-filename="289MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1369">1369</th><td>    <b>return</b>;</td></tr>
<tr><th id="1370">1370</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290Reg" title='Reg' data-type='llvm::Register' data-ref="290Reg" data-ref-filename="290Reg">Reg</dfn> = <a class="local col9 ref" href="#289MO" title='MO' data-ref="289MO" data-ref-filename="289MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1371">1371</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg" data-ref-filename="290Reg">Reg</a>))</td></tr>
<tr><th id="1372">1372</th><td>    <b>return</b>;</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <i>// Already spilled to a stackslot?</i></td></tr>
<tr><th id="1375">1375</th><td>  <em>int</em> <dfn class="local col1 decl" id="291SS" title='SS' data-type='int' data-ref="291SS" data-ref-filename="291SS">SS</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE" data-ref-filename="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg" data-ref-filename="290Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1376">1376</th><td>  <b>if</b> (<a class="local col1 ref" href="#291SS" title='SS' data-ref="291SS" data-ref-filename="291SS">SS</a> != -<var>1</var>) {</td></tr>
<tr><th id="1377">1377</th><td>    <i>// Modify DBG_VALUE now that the value is in a spill slot.</i></td></tr>
<tr><th id="1378">1378</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi" title='llvm::updateDbgValueForSpill' data-ref="_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi" data-ref-filename="_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi">updateDbgValueForSpill</a>(<span class='refarg'><a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a></span>, <a class="local col1 ref" href="#291SS" title='SS' data-ref="291SS" data-ref-filename="291SS">SS</a>);</td></tr>
<tr><th id="1379">1379</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Rewrite DBG_VALUE for spilled memory: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1380">1380</th><td>    <b>return</b>;</td></tr>
<tr><th id="1381">1381</th><td>  }</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <i>// See if this virtual register has already been allocated to a physical</i></td></tr>
<tr><th id="1384">1384</th><td><i>  // register or spilled to a stack slot.</i></td></tr>
<tr><th id="1385">1385</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" data-ref-filename="llvm..SparseSet{(anonymousnamespace)..RegAllocFast..LiveReg,llvm..identity{unsignedint},unsignedchar}..iterator">iterator</a> <dfn class="local col2 decl" id="292LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="292LRI" data-ref-filename="292LRI">LRI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEN4llvm8RegisterE">findLiveVirtReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg" data-ref-filename="290Reg">Reg</a>);</td></tr>
<tr><th id="1386">1386</th><td>  <b>if</b> (<a class="local col2 ref" href="#292LRI" title='LRI' data-ref="292LRI" data-ref-filename="292LRI">LRI</a> != <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv" data-ref-filename="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col2 ref" href="#292LRI" title='LRI' data-ref="292LRI" data-ref-filename="292LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="1387">1387</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#289MO" title='MO' data-ref="289MO" data-ref-filename="289MO">MO</a></span>, <a class="local col2 ref" href="#292LRI" title='LRI' data-ref="292LRI" data-ref-filename="292LRI">LRI</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveReg..PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1388">1388</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1389">1389</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg" data-ref-filename="290Reg">Reg</a>]</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a>);</td></tr>
<tr><th id="1390">1390</th><td>  }</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <i>// If Reg hasn't been spilled, put this DBG_VALUE in LiveDbgValueMap so</i></td></tr>
<tr><th id="1393">1393</th><td><i>  // that future spills of Reg will have DBG_VALUEs.</i></td></tr>
<tr><th id="1394">1394</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveDbgValueMap">LiveDbgValueMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#290Reg" title='Reg' data-ref="290Reg" data-ref-filename="290Reg">Reg</a>]</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a>);</td></tr>
<tr><th id="1395">1395</th><td>}</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleBundle' data-type='void (anonymous namespace)::RegAllocFast::handleBundle(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE">handleBundle</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="293MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="293MI" data-ref-filename="293MI">MI</dfn>) {</td></tr>
<tr><th id="1398">1398</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator" data-ref-filename="llvm..MachineBasicBlock..instr_iterator">instr_iterator</a> <dfn class="local col4 decl" id="294BundledMI" title='BundledMI' data-type='MachineBasicBlock::instr_iterator' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</dfn> = <a class="local col3 ref" href="#293MI" title='MI' data-ref="293MI" data-ref-filename="293MI">MI</a>.<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1399">1399</th><td>  <a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#294BundledMI" title='BundledMI' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</a>;</td></tr>
<tr><th id="1400">1400</th><td>  <b>while</b> (<a class="local col4 ref" href="#294BundledMI" title='BundledMI' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</a><a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv" data-ref-filename="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>()) {</td></tr>
<tr><th id="1401">1401</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="295I" title='I' data-type='unsigned int' data-ref="295I" data-ref-filename="295I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#295I" title='I' data-ref="295I" data-ref-filename="295I">I</a> &lt; <a class="local col4 ref" href="#294BundledMI" title='BundledMI' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</a><a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col5 ref" href="#295I" title='I' data-ref="295I" data-ref-filename="295I">I</a>) {</td></tr>
<tr><th id="1402">1402</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="296MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="296MO" data-ref-filename="296MO">MO</dfn> = <a class="local col4 ref" href="#294BundledMI" title='BundledMI' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</a><a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#295I" title='I' data-ref="295I" data-ref-filename="295I">I</a>);</td></tr>
<tr><th id="1403">1403</th><td>      <b>if</b> (!<a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO" data-ref-filename="296MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1404">1404</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="297Reg" title='Reg' data-type='llvm::Register' data-ref="297Reg" data-ref-filename="297Reg">Reg</dfn> = <a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO" data-ref-filename="296MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1407">1407</th><td>      <b>if</b> (!<a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1408">1408</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>      <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::Register,unsignedshort,llvm::DenseMapInfo{llvm::Register},llvm::detail::DenseMapPair{llvm::Register,unsignedsh14668303" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::Register, unsigned short, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, unsigned short&gt; &gt;, llvm::Register, unsigned short, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, unsigned short&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::Register, unsigned short, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, unsigned short&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::Register,unsignedshort,llvm::DenseMapInfo{llvm::Register},llvm::detail::DenseMapPair{llvm::Register,unsignedsh14668303" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..Register,unsignedshort,llvm..DenseMapInfo{llvm..Register},llvm..detail..DenseMapPair{llvm..Register,unsignedsh14668303">iterator</a> <a class="ref fn fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1Ev" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1Ev" data-ref-filename="_ZN4llvm16DenseMapIteratorC1Ev"></a><dfn class="local col8 decl" id="298DI" title='DI' data-type='DenseMap&lt;Register, MCPhysReg&gt;::iterator' data-ref="298DI" data-ref-filename="298DI">DI</dfn>;</td></tr>
<tr><th id="1411">1411</th><td>      <a class="local col8 ref" href="#298DI" title='DI' data-ref="298DI" data-ref-filename="298DI">DI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#1189" title='llvm::DenseMapIterator&lt;llvm::Register, unsigned short, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, unsigned short&gt;, false&gt;::operator=' data-ref="_ZN4llvm16DenseMapIteratorINS_8RegisterEtNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_tEELb0EEaSEOS7_" data-ref-filename="_ZN4llvm16DenseMapIteratorINS_8RegisterEtNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_tEELb0EEaSEOS7_">=</a> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" title='(anonymous namespace)::RegAllocFast::BundleVirtRegsMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::BundleVirtRegsMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..BundleVirtRegsMap">BundleVirtRegsMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a>);</td></tr>
<tr><th id="1412">1412</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DI != BundleVirtRegsMap.end() &amp;&amp; <q>"Unassigned virtual register"</q>);</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col3 ref" href="#293MI" title='MI' data-ref="293MI" data-ref-filename="293MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO" data-ref-filename="296MO">MO</a></span>, <a class="local col8 ref" href="#298DI" title='DI' data-ref="298DI" data-ref-filename="298DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::Register, unsigned short&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="1415">1415</th><td>    }</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>    <a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#294BundledMI" title='BundledMI' data-ref="294BundledMI" data-ref-filename="294BundledMI">BundledMI</a>;</td></tr>
<tr><th id="1418">1418</th><td>  }</td></tr>
<tr><th id="1419">1419</th><td>}</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-type='void (anonymous namespace)::RegAllocFast::allocateBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="299MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="299MBB" data-ref-filename="299MBB">MBB</dfn>) {</td></tr>
<tr><th id="1422">1422</th><td>  <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MBB" data-ref-filename="(anonymousnamespace)..RegAllocFast..MBB">MBB</a> = &amp;<a class="local col9 ref" href="#299MBB" title='MBB' data-ref="299MBB" data-ref-filename="299MBB">MBB</a>;</td></tr>
<tr><th id="1423">1423</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\nAllocating "</q> &lt;&lt; MBB);</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegUnitStates" title='(anonymous namespace)::RegAllocFast::RegUnitStates' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitStates" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegUnitStates">RegUnitStates</a>.<span class='ref fn' title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_" data-ref-filename="_ZNSt6vector6assignEmRKT_">assign</span>(<a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(), <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regFree" title='(anonymous namespace)::RegAllocFast::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regFree" data-ref-filename="(anonymousnamespace)..RegAllocFast..regFree">regFree</a>);</td></tr>
<tr><th id="1426">1426</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LiveVirtRegs.empty() &amp;&amp; <q>"Mapping not cleared from last block?"</q>);</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="300Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="300Succ" data-ref-filename="300Succ">Succ</dfn> : <a class="local col9 ref" href="#299MBB" title='MBB' data-ref="299MBB" data-ref-filename="299MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="1429">1429</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair" title='llvm::MachineBasicBlock::RegisterMaskPair' data-ref="llvm::MachineBasicBlock::RegisterMaskPair" data-ref-filename="llvm..MachineBasicBlock..RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col1 decl" id="301LI" title='LI' data-type='const MachineBasicBlock::RegisterMaskPair &amp;' data-ref="301LI" data-ref-filename="301LI">LI</dfn> : <a class="local col0 ref" href="#300Succ" title='Succ' data-ref="300Succ" data-ref-filename="300Succ">Succ</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="1430">1430</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col1 ref" href="#301LI" title='LI' data-ref="301LI" data-ref-filename="301LI">LI</a>.<a class="ref field" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" data-ref-filename="llvm..MachineBasicBlock..RegisterMaskPair..PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::regPreAssigned" title='(anonymous namespace)::RegAllocFast::regPreAssigned' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::regPreAssigned" data-ref-filename="(anonymousnamespace)..RegAllocFast..regPreAssigned">regPreAssigned</a>);</td></tr>
<tr><th id="1431">1431</th><td>  }</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced" data-ref-filename="(anonymousnamespace)..RegAllocFast..Coalesced">Coalesced</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>  <i>// Traverse block in reverse order allocating instructions one by one.</i></td></tr>
<tr><th id="1436">1436</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="302MI" data-ref-filename="302MI">MI</dfn> : <a class="ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE" data-ref-filename="_ZN4llvm7reverseEOT_PNSt9enable_ifIXsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class='refarg'><a class="local col9 ref" href="#299MBB" title='MBB' data-ref="299MBB" data-ref-filename="299MBB">MBB</a></span>)) {</td></tr>
<tr><th id="1437">1437</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1438">1438</th><td>      dbgs() &lt;&lt; <q>"\n&gt;&gt; "</q> &lt;&lt; MI &lt;&lt; <q>"Regs:"</q>;</td></tr>
<tr><th id="1439">1439</th><td>      dumpState()</td></tr>
<tr><th id="1440">1440</th><td>    );</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>    <i>// Special handling for debug values. Note that they are not allowed to</i></td></tr>
<tr><th id="1443">1443</th><td><i>    // affect codegen of the other instructions in any way.</i></td></tr>
<tr><th id="1444">1444</th><td>    <b>if</b> (<a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI" data-ref-filename="302MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="1445">1445</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</a>(<span class='refarg'><a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI" data-ref-filename="302MI">MI</a></span>);</td></tr>
<tr><th id="1446">1446</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1447">1447</th><td>    }</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI" data-ref-filename="302MI">MI</a></span>);</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>    <i>// Once BUNDLE header is assigned registers, same assignments need to be</i></td></tr>
<tr><th id="1452">1452</th><td><i>    // done for bundled MIs.</i></td></tr>
<tr><th id="1453">1453</th><td>    <b>if</b> (<a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI" data-ref-filename="302MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE" data-ref-filename="llvm..TargetOpcode..BUNDLE">BUNDLE</a>) {</td></tr>
<tr><th id="1454">1454</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleBundle' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast12handleBundleERN4llvm12MachineInstrE">handleBundle</a>(<span class='refarg'><a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI" data-ref-filename="302MI">MI</a></span>);</td></tr>
<tr><th id="1455">1455</th><td>    }</td></tr>
<tr><th id="1456">1456</th><td>  }</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1459">1459</th><td>    dbgs() &lt;&lt; <q>"Begin Regs:"</q>;</td></tr>
<tr><th id="1460">1460</th><td>    dumpState()</td></tr>
<tr><th id="1461">1461</th><td>  );</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <i>// Spill all physical registers holding virtual registers now.</i></td></tr>
<tr><th id="1464">1464</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Loading live registers at begin of block.\n"</q>);</td></tr>
<tr><th id="1465">1465</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::reloadAtBegin' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE">reloadAtBegin</a>(<span class='refarg'><a class="local col9 ref" href="#299MBB" title='MBB' data-ref="299MBB" data-ref-filename="299MBB">MBB</a></span>);</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <i>// Erase all the coalesced copies. We are delaying it until now because</i></td></tr>
<tr><th id="1468">1468</th><td><i>  // LiveVirtRegs might refer to the instrs.</i></td></tr>
<tr><th id="1469">1469</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="303MI" title='MI' data-type='llvm::MachineInstr *' data-ref="303MI" data-ref-filename="303MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced" data-ref-filename="(anonymousnamespace)..RegAllocFast..Coalesced">Coalesced</a>)</td></tr>
<tr><th id="1470">1470</th><td>    <a class="local col9 ref" href="#299MBB" title='MBB' data-ref="299MBB" data-ref-filename="299MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI" data-ref-filename="303MI">MI</a>);</td></tr>
<tr><th id="1471">1471</th><td>  <a class="ref" href="#57" title='NumCoalesced' data-ref="NumCoalesced" data-ref-filename="NumCoalesced">NumCoalesced</a> <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced" data-ref-filename="(anonymousnamespace)..RegAllocFast..Coalesced">Coalesced</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="304UDBGPair" title='UDBGPair' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 1&gt; &gt; &amp;' data-ref="304UDBGPair" data-ref-filename="304UDBGPair">UDBGPair</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</a>) {</td></tr>
<tr><th id="1474">1474</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="305DbgValue" title='DbgValue' data-type='llvm::MachineInstr *' data-ref="305DbgValue" data-ref-filename="305DbgValue">DbgValue</dfn> : <a class="local col4 ref" href="#304UDBGPair" title='UDBGPair' data-ref="304UDBGPair" data-ref-filename="304UDBGPair">UDBGPair</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 1&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>) {</td></tr>
<tr><th id="1475">1475</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DbgValue-&gt;isDebugValue() &amp;&amp; <q>"expected DBG_VALUE"</q>);</td></tr>
<tr><th id="1476">1476</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="306MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="306MO" data-ref-filename="306MO">MO</dfn> = <a class="local col5 ref" href="#305DbgValue" title='DbgValue' data-ref="305DbgValue" data-ref-filename="305DbgValue">DbgValue</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1477">1477</th><td>      <i>// Nothing to do if the vreg was spilled in the meantime.</i></td></tr>
<tr><th id="1478">1478</th><td>      <b>if</b> (!<a class="local col6 ref" href="#306MO" title='MO' data-ref="306MO" data-ref-filename="306MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1479">1479</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1480">1480</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Register did not survive for "</q> &lt;&lt; *DbgValue</td></tr>
<tr><th id="1481">1481</th><td>                 &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1482">1482</th><td>      <a class="local col6 ref" href="#306MO" title='MO' data-ref="306MO" data-ref-filename="306MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="1483">1483</th><td>    }</td></tr>
<tr><th id="1484">1484</th><td>  }</td></tr>
<tr><th id="1485">1485</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::DanglingDbgValues" title='(anonymous namespace)::RegAllocFast::DanglingDbgValues' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::DanglingDbgValues" data-ref-filename="(anonymousnamespace)..RegAllocFast..DanglingDbgValues">DanglingDbgValues</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MBB.dump());</td></tr>
<tr><th id="1488">1488</th><td>}</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegAllocFast::runOnMachineFunction' data-type='bool (anonymous namespace)::RegAllocFast::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="307MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="307MF" data-ref-filename="307MF">MF</dfn>) {</td></tr>
<tr><th id="1491">1491</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"********** FAST REGISTER ALLOCATION **********\n"</q></td></tr>
<tr><th id="1492">1492</th><td>                    &lt;&lt; <q>"********** Function: "</q> &lt;&lt; MF.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1493">1493</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a> = &amp;<a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1494">1494</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="308STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="308STI" data-ref-filename="308STI">STI</dfn> = <a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="1495">1495</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a> = <a class="local col8 ref" href="#308STI" title='STI' data-ref="308STI" data-ref-filename="308STI">STI</a>.<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1496">1496</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::TII" data-ref-filename="(anonymousnamespace)..RegAllocFast..TII">TII</a> = <a class="local col8 ref" href="#308STI" title='STI' data-ref="308STI" data-ref-filename="308STI">STI</a>.<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1497">1497</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MFI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MFI">MFI</a> = &amp;<a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1498">1498</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</a>(<a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>);</td></tr>
<tr><th id="1499">1499</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo" data-ref-filename="(anonymousnamespace)..RegAllocFast..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>);</td></tr>
<tr><th id="1500">1500</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309NumRegUnits" title='NumRegUnits' data-type='unsigned int' data-ref="309NumRegUnits" data-ref-filename="309NumRegUnits">NumRegUnits</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>();</td></tr>
<tr><th id="1501">1501</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv" data-ref-filename="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1502">1502</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr" data-ref-filename="(anonymousnamespace)..RegAllocFast..UsedInInstr">UsedInInstr</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj" data-ref-filename="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col9 ref" href="#309NumRegUnits" title='NumRegUnits' data-ref="309NumRegUnits" data-ref-filename="309NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="1503">1503</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv" data-ref-filename="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1504">1504</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::PhysRegUses" title='(anonymous namespace)::RegAllocFast::PhysRegUses' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegUses" data-ref-filename="(anonymousnamespace)..RegAllocFast..PhysRegUses">PhysRegUses</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj" data-ref-filename="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col9 ref" href="#309NumRegUnits" title='NumRegUnits' data-ref="309NumRegUnits" data-ref-filename="309NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <i>// initialize the virtual-&gt;physical register map to have a 'null'</i></td></tr>
<tr><th id="1507">1507</th><td><i>  // mapping for all virtual registers</i></td></tr>
<tr><th id="1508">1508</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="310NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="310NumVirtRegs" data-ref-filename="310NumVirtRegs">NumVirtRegs</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="1509">1509</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a>.<a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" data-ref-filename="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="local col0 ref" href="#310NumVirtRegs" title='NumVirtRegs' data-ref="310NumVirtRegs" data-ref-filename="310NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1510">1510</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref fn" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-use='c' data-ref="_ZN4llvm9SparseSet11setUniverseEj" data-ref-filename="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col0 ref" href="#310NumVirtRegs" title='NumVirtRegs' data-ref="310NumVirtRegs" data-ref-filename="310NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1511">1511</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv" data-ref-filename="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1512">1512</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" data-ref-filename="(anonymousnamespace)..RegAllocFast..MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb" data-ref-filename="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col0 ref" href="#310NumVirtRegs" title='NumVirtRegs' data-ref="310NumVirtRegs" data-ref-filename="310NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <i>// Loop over all of the basic blocks, eliminating virtual register references</i></td></tr>
<tr><th id="1515">1515</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="311MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="311MBB" data-ref-filename="311MBB">MBB</dfn> : <a class="local col7 ref" href="#307MF" title='MF' data-ref="307MF" data-ref-filename="307MF">MF</a>)</td></tr>
<tr><th id="1516">1516</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</a>(<span class='refarg'><a class="local col1 ref" href="#311MBB" title='MBB' data-ref="311MBB" data-ref-filename="311MBB">MBB</a></span>);</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <i>// All machine operands and other references to virtual registers have been</i></td></tr>
<tr><th id="1519">1519</th><td><i>  // replaced. Remove the virtual registers.</i></td></tr>
<tr><th id="1520">1520</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI" data-ref-filename="(anonymousnamespace)..RegAllocFast..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" data-ref-filename="(anonymousnamespace)..RegAllocFast..StackSlotForVirtReg">StackSlotForVirtReg</a>.<a class="ref fn" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv" data-ref-filename="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="1523">1523</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" data-ref-filename="(anonymousnamespace)..RegAllocFast..LiveDbgValueMap">LiveDbgValueMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1524">1524</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1525">1525</th><td>}</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm27createFastRegisterAllocatorEv" title='llvm::createFastRegisterAllocator' data-ref="_ZN4llvm27createFastRegisterAllocatorEv" data-ref-filename="_ZN4llvm27createFastRegisterAllocatorEv">createFastRegisterAllocator</dfn>() {</td></tr>
<tr><th id="1528">1528</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast" data-ref-filename="(anonymousnamespace)..RegAllocFast">RegAllocFast</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_112RegAllocFastC1Ev" title='(anonymous namespace)::RegAllocFast::RegAllocFast' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFastC1Ev" data-ref-filename="_ZN12_GLOBAL__N_112RegAllocFastC1Ev">(</a>);</td></tr>
<tr><th id="1529">1529</th><td>}</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>