<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jhuapl.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_radio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a0295310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a0295310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28b40513</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_dds_compiler_0_1/PS_7_dds_compiler_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/Tunable_DDS</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_dds_compiler_0_0/PS_7_dds_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fake_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_cmpy_0_0/PS_7_cmpy_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/cmplx_mult</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fir_stage_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fir_stage_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f6117746</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filt2_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filt1_float.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_dds_compiler_0_1/PS_7_dds_compiler_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/Tunable_DDS</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_dds_compiler_0_0/PS_7_dds_compiler_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fake_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PS_7_cmpy_0_0/PS_7_cmpy_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/cmplx_mult</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fir_stage_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_my_radio_v1_0_S00_AXI_inst/fir_stage_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/data/my_radio.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/data/my_radio.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/src/my_radio.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/src/my_radio.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_radio_v1_0/src/my_radio_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_radio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Lab 7 AXI Peripheral</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_radio_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_radio_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-04T22:49:02Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ef1ab0e_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aaf7c32_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c6d45cf_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cb9941a_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bebb6ee_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77708a74_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e10bc9d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44169484_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@222c26ee_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@520307ed_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209b4452_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63d2d61c_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f29f867_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d843f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470ec28f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e1cdae2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c711995_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f1a8b56_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f1c6964_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d614759_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@288b375d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b329aa2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@754e25dd_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7db2ab_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aac3328_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@303e4c1b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a269faf_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76471535_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34676a7f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@622d1faa_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12edc6a1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6419c56b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b317028_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e5edea_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa6554d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b1b72be_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29933be3_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2099687a_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f330cd_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13052f50_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f847413_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64602c72_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c43bfa1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103d6032_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2365a0d5_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8cba75_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a2d18e_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76945f75_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e3ac6f2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10821b45_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1ee6d4_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d645057_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c26be3b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160daacc_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46454889_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@726ea8e1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bf19b3b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a5ff91_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27389006_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8e7295_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b55c58_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37951793_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6225ae67_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c36330b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a5d757_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7982051f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b4c7e_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34ba0722_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@238d9838_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@636d8661_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353a8ac2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f75e854_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79457451_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55740f6b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfd069d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5258b6d1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6251eddc_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@404df8ab_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@170b1680_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dbb728f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55c11b37_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c42b826_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e5c027_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd8dd20_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f222dff_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@129ca5f2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d5651f8_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@964362d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ff440b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cba3ac5_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@746c5fec_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fa6acc1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da668c3_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121422da_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c026be3_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5909b8bc_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be273fb_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad74c99_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4235899f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602ff697_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a342c62_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9736a3_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d9ebe7_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cee2be1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8e3822_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73f40d8e_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@334f520f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d8a92e_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6a7078_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7724fd43_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78ef351a_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6396445f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cbf1506_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fecac56_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10fb4a4a_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@473839c4_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d541b5b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c354f7b_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@657d9bba_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f5d1437_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ec12778_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0d2bfc_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e2b19bf_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7b0d_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd9fb5f_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702d5aa9_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d041193_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77ec55ae_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6954fddc_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e8a491a_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@92ba420_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76bab9d1_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118513c2_ARCHIVE_LOCATION">c:/Users/colemep1/VHDL_Labs/radio_periph_lab-main/ip_repo/my_radio_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="35ff1f7f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d8950dd7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fa3ac0d8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="66094c41"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
