5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd real1.1.vcd -o real1.1.cdd -v real1.1.v
3 0 $root $root NA 0 0
3 0 main main real1.1.v 1 21
2 1 6 90009 2 1 c 0 0 b
2 2 6 90009 0 2a 20000 0 0 1 2 2
2 3 6 90009 5 29 2700a 1 2 1 2 2
1 b 3 30006 1 0 0 0 1 1 102
1 a 4 30006 1 0 0 0 1 1 2
4 3 3 0
