//load memory
mem_init(pri_mem, 0x80040000, 0x00000000000328b0, ALL_ZERO);
mem_init(pri_mem, 0x80004000, 0x0000000000000060, ALL_ZERO);
mem_init(pri_mem, 0x80010000, 0x000000000000b580, ALL_ZERO);
//mem_load(pri_mem, 0x80010000, "nwtdata_006_0x000000000000b580_00_.dat");
mem_init(pri_mem, 0x80180000, 0x0000000000025800, ALL_ZERO);
//mem_load(pri_mem, 0x80180000, "nwtdata_011_0x0000000000025800_00_.dat");
mem_init(pri_mem, 0x80005000, 0x0000000000000080, ALL_ZERO);
//mem_load(pri_mem, 0x80005000, "nwtdata_012_0x0000000000000080_00_.dat");
mem_init(pri_mem, 0x801c0000, 0x0000000000025800, ALL_ZERO);
//mem_load(pri_mem, 0x801c0000, "nwtdata_013_0x0000000000025800_00_.dat");
mem_init(pri_mem, 0x80006000, 0x0000000000000080, ALL_ZERO);
//mem_load(pri_mem, 0x80006000, "nwtdata_014_0x0000000000000080_00_.dat");
mem_init(pri_mem, 0x80300000, 0x00000000000d8000, ALL_ZERO);
//mem_load(pri_mem, 0x80300000, "nwtdata_018_0x00000000000d8000_00_.dat");
mem_init(pri_mem, 0x80007000, 0x0000000000000180, ALL_ZERO);
//mem_load(pri_mem, 0x80007000, "nwtdata_019_0x0000000000000180_00_.dat");
mem_init(pri_mem, 0x80400000, 0x0000000000051000, ALL_ZERO);
//mem_load(pri_mem, 0x80400000, "nwtdata_021_0x0000000000051000_00_.dat");
mem_init(pri_mem, 0x802a0000, 0x00000000000000c0, ALL_ZERO);
//mem_load(pri_mem, 0x802a0000, "nwtdata_022_0x00000000000000c0_00_.dat");
mem_init(pri_mem, 0x80480000, 0x0000000000051000, ALL_ZERO);
//mem_load(pri_mem, 0x80480000, "nwtdata_023_0x0000000000051000_00_.dat");
mem_init(pri_mem, 0x802a1000, 0x00000000000000c0, ALL_ZERO);
//mem_load(pri_mem, 0x802a1000, "nwtdata_024_0x00000000000000c0_00_.dat");
mem_init(pri_mem, 0x802c0000, 0x0000000000036000, ALL_ZERO);
//mem_load(pri_mem, 0x802c0000, "nwtdata_027_0x0000000000036000_00_.dat");
mem_init(pri_mem, 0x802a2000, 0x0000000000000080, ALL_ZERO);
//mem_load(pri_mem, 0x802a2000, "nwtdata_028_0x0000000000000080_00_.dat");
mem_init(pri_mem, 0x80500000, 0x0000000000036000, ALL_ZERO);
//mem_load(pri_mem, 0x80500000, "nwtdata_029_0x0000000000036000_00_.dat");
mem_init(pri_mem, 0x802a3000, 0x0000000000000080, ALL_ZERO);
//mem_load(pri_mem, 0x802a3000, "nwtdata_030_0x0000000000000080_00_.dat");
mem_init(pri_mem, 0x84000000, 0x0000000002400000, ALL_ZERO);
//mem_load(pri_mem, 0x84000000, "nwtdata_034_0x0000000002400000_00_.dat");
mem_init(pri_mem, 0x80548000, 0x0000000000001000, ALL_ZERO);
//mem_load(pri_mem, 0x80548000, "nwtdata_035_0x0000000000001000_00_.dat");
mem_init(pri_mem, 0x81000000, 0x0000000001000000, ALL_ZERO);
//mem_load(pri_mem, 0x81000000, "nwtdata_037_0x0000000001000000_00_.dat");
mem_init(pri_mem, 0x8054a000, 0x0000000000001000, ALL_ZERO);
//mem_load(pri_mem, 0x8054a000, "nwtdata_038_0x0000000000001000_00_.dat");
mem_init(pri_mem, 0x80800000, 0x00000000003e8000, ALL_ZERO);
//mem_load(pri_mem, 0x80800000, "nwtdata_040_0x00000000003e8000_00_.dat");
mem_init(pri_mem, 0x8054c000, 0x0000000000000400, ALL_ZERO);
//mem_load(pri_mem, 0x8054c000, "nwtdata_041_0x0000000000000400_00_.dat");
mem_init(pri_mem, 0x80580000, 0x0000000000046e60, ALL_ZERO);
//Program Convolution 0 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0036);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x1);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x7600e2);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0x3);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x70);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0xa0000);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x5f002b);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0xb580);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0036);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x603);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x30003);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x1001a);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xf01);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x7600e2);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0x3);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x7600e2);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80040000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80040000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x390);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x70);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x1e3);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80010000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0xb580);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x101);
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x41dc);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x30003);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x1001a);
//Program SDP 1 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x36);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x1b);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x5f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x80004000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x36);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x5f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80080000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_0);
check_nothing( sync_id_0);
intr_notify(CDMA_WT_0, sync_id_1);
check_nothing( sync_id_1);
intr_notify(CACC_0, sync_id_2);
check_nothing( sync_id_2);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_3);
check_nothing( sync_id_3);
sync_wait(NVDLA_CSC, sync_id_3);
sync_wait(NVDLA_CACC, sync_id_3);
sync_wait(NVDLA_CDMA, sync_id_3);
sync_wait(NVDLA_CMAC_A, sync_id_3);
sync_wait(NVDLA_CMAC_B, sync_id_3);
sync_wait(NVDLA_SDP, sync_id_3);
sync_wait(NVDLA_SDP_RDMA, sync_id_3);
sync_wait(NVDLA_PDP, sync_id_3);
sync_wait(NVDLA_PDP_RDMA, sync_id_3);
sync_wait(NVDLA_CDP, sync_id_3);
sync_wait(NVDLA_CDP_RDMA, sync_id_3);
//Program Convolution 2 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1a0036);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x1);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x7200e2);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0x3);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x70);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0xa0000);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x5f002b);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0xb580);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1a0036);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x5cc);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x30003);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x10019);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xf01);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x7200e2);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0x3);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x7200e2);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80058f00);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80058f00);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x390);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x70);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x1e3);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x5f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80010000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0xb580);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x30003);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x10019);
//Program SDP 3 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x36);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x5f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x800a4180);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_4);
check_nothing( sync_id_4);
intr_notify(CDMA_WT_1, sync_id_5);
check_nothing( sync_id_5);
intr_notify(CACC_1, sync_id_6);
check_nothing( sync_id_6);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_7);
check_nothing( sync_id_7);
sync_wait(NVDLA_CSC, sync_id_7);
sync_wait(NVDLA_CACC, sync_id_7);
sync_wait(NVDLA_CDMA, sync_id_7);
sync_wait(NVDLA_CMAC_A, sync_id_7);
sync_wait(NVDLA_CMAC_B, sync_id_7);
sync_wait(NVDLA_SDP, sync_id_7);
sync_wait(NVDLA_SDP_RDMA, sync_id_7);
sync_wait(NVDLA_PDP, sync_id_7);
sync_wait(NVDLA_PDP_RDMA, sync_id_7);
sync_wait(NVDLA_CDP, sync_id_7);
sync_wait(NVDLA_CDP_RDMA, sync_id_7);
//Program CDP 4 for layer
reg_write(NVDLA_CDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x36);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x36);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x5f);
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80080000);
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDP_RDMA.D_SRC_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_CDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_CDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_CDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x20000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x30000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_CFG_0, 0x40);
reg_write(NVDLA_CDP.S_LUT_INFO_0, 0x500dc);
reg_write(NVDLA_CDP.S_LUT_LE_START_LOW_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_START_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_END_LOW_0, 0x1fffff);
reg_write(NVDLA_CDP.S_LUT_LE_END_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_START_LOW_0, 0x1bb);
reg_write(NVDLA_CDP.S_LUT_LO_START_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_END_LOW_0, 0x21bb);
reg_write(NVDLA_CDP.S_LUT_LO_END_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT_0, 0xe1);
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_LOW_0, 0x80100000);
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDP.D_DST_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_CDP.D_DST_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_CDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_CDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_CDP.D_LRN_CFG_0, 0x1);
reg_write(NVDLA_CDP.D_DATIN_OFFSET_0, 0x0);
reg_write(NVDLA_CDP.D_DATIN_SCALE_0, 0x62d8);
reg_write(NVDLA_CDP.D_DATIN_SHIFTER_0, 0xd);
reg_write(NVDLA_CDP.D_DATOUT_OFFSET_0, 0x0);
reg_write(NVDLA_CDP.D_DATOUT_SCALE_0, 0x40cb);
reg_write(NVDLA_CDP.D_DATOUT_SHIFTER_0, 0x1b);
reg_write(NVDLA_CDP.D_FUNC_BYPASS_0, 0x0);
//Enable enable_CDP_0
reg_write(NVDLA_CDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_CDP_0
intr_notify(CDP_0, sync_id_8);
check_nothing( sync_id_8);
sync_wait(NVDLA_CSC, sync_id_8);
sync_wait(NVDLA_CACC, sync_id_8);
sync_wait(NVDLA_CDMA, sync_id_8);
sync_wait(NVDLA_CMAC_A, sync_id_8);
sync_wait(NVDLA_CMAC_B, sync_id_8);
sync_wait(NVDLA_SDP, sync_id_8);
sync_wait(NVDLA_SDP_RDMA, sync_id_8);
sync_wait(NVDLA_PDP, sync_id_8);
sync_wait(NVDLA_PDP_RDMA, sync_id_8);
sync_wait(NVDLA_CDP, sync_id_8);
sync_wait(NVDLA_CDP_RDMA, sync_id_8);
//Program PDP 5 for layer
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0x36);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0x36);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0x5f);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80100000);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0x36);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x36);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x36);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x5f);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x1a);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x1a);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x5f);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x11);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x36);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x1a);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110202);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x5555);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x5555);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x1b8);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x5e88);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80020000);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
//Enable enable_PDP_0
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_PDP_0
intr_notify(PDP_0, sync_id_9);
check_nothing( sync_id_9);
sync_wait(NVDLA_CSC, sync_id_9);
sync_wait(NVDLA_CACC, sync_id_9);
sync_wait(NVDLA_CDMA, sync_id_9);
sync_wait(NVDLA_CMAC_A, sync_id_9);
sync_wait(NVDLA_CMAC_B, sync_id_9);
sync_wait(NVDLA_SDP, sync_id_9);
sync_wait(NVDLA_SDP_RDMA, sync_id_9);
sync_wait(NVDLA_PDP, sync_id_9);
sync_wait(NVDLA_PDP_RDMA, sync_id_9);
sync_wait(NVDLA_CDP, sync_id_9);
sync_wait(NVDLA_CDP_RDMA, sync_id_9);
//Program Convolution 6 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1a001a);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0x2f);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xa1);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x40004);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f002f);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x25800);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x2d8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x20002);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x50008);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0x2f);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1a001a);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80020000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80020000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x16c8);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xa1);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x4af);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80180000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x25800);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x2020202);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x50008);
//Program SDP 7 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x1a);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x80005000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x1a);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80200000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x43a8);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x18);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_10);
check_nothing( sync_id_10);
intr_notify(CDMA_WT_0, sync_id_11);
check_nothing( sync_id_11);
intr_notify(CACC_0, sync_id_12);
check_nothing( sync_id_12);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_13);
check_nothing( sync_id_13);
sync_wait(NVDLA_CSC, sync_id_13);
sync_wait(NVDLA_CACC, sync_id_13);
sync_wait(NVDLA_CDMA, sync_id_13);
sync_wait(NVDLA_CMAC_A, sync_id_13);
sync_wait(NVDLA_CMAC_B, sync_id_13);
sync_wait(NVDLA_SDP, sync_id_13);
sync_wait(NVDLA_SDP_RDMA, sync_id_13);
sync_wait(NVDLA_PDP, sync_id_13);
sync_wait(NVDLA_PDP_RDMA, sync_id_13);
sync_wait(NVDLA_CDP, sync_id_13);
sync_wait(NVDLA_CDP_RDMA, sync_id_13);
//Program Convolution 8 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1a001a);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0x2f);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xa1);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x40004);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f002f);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x25800);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x2d8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x20002);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x50008);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1a001a);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0x2f);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1a001a);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x800288b0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x800288b0);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x16c8);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xa1);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x4af);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x801c0000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x25800);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x2020202);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x50008);
//Program SDP 9 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x1a);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x80006000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x1a);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80216c80);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x43a8);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x18);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_14);
check_nothing( sync_id_14);
intr_notify(CDMA_WT_1, sync_id_15);
check_nothing( sync_id_15);
intr_notify(CACC_1, sync_id_16);
check_nothing( sync_id_16);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_17);
check_nothing( sync_id_17);
sync_wait(NVDLA_CSC, sync_id_17);
sync_wait(NVDLA_CACC, sync_id_17);
sync_wait(NVDLA_CDMA, sync_id_17);
sync_wait(NVDLA_CMAC_A, sync_id_17);
sync_wait(NVDLA_CMAC_B, sync_id_17);
sync_wait(NVDLA_SDP, sync_id_17);
sync_wait(NVDLA_SDP_RDMA, sync_id_17);
sync_wait(NVDLA_PDP, sync_id_17);
sync_wait(NVDLA_PDP_RDMA, sync_id_17);
sync_wait(NVDLA_CDP, sync_id_17);
sync_wait(NVDLA_CDP_RDMA, sync_id_17);
//Program CDP 10 for layer
reg_write(NVDLA_CDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CDP.S_POINTER_0, 0x1);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x1a);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x1a);
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0xff);
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80200000);
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDP_RDMA.D_SRC_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_CDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_CDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_CDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x20000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x30000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_CFG_0, 0x40);
reg_write(NVDLA_CDP.S_LUT_INFO_0, 0x700e0);
reg_write(NVDLA_CDP.S_LUT_LE_START_LOW_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_START_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_END_LOW_0, 0x1fffff);
reg_write(NVDLA_CDP.S_LUT_LE_END_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_START_LOW_0, 0x1f3);
reg_write(NVDLA_CDP.S_LUT_LO_START_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_END_LOW_0, 0x81f3);
reg_write(NVDLA_CDP.S_LUT_LO_END_HIGH_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT_0, 0xc5);
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_LOW_0, 0x80240000);
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDP.D_DST_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_CDP.D_DST_SURFACE_STRIDE_0, 0x5b20);
reg_write(NVDLA_CDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_CDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_CDP.D_LRN_CFG_0, 0x1);
reg_write(NVDLA_CDP.D_DATIN_OFFSET_0, 0x0);
reg_write(NVDLA_CDP.D_DATIN_SCALE_0, 0x747d);
reg_write(NVDLA_CDP.D_DATIN_SHIFTER_0, 0xd);
reg_write(NVDLA_CDP.D_DATOUT_OFFSET_0, 0x0);
reg_write(NVDLA_CDP.D_DATOUT_SCALE_0, 0x4f31);
reg_write(NVDLA_CDP.D_DATOUT_SHIFTER_0, 0x1d);
reg_write(NVDLA_CDP.D_FUNC_BYPASS_0, 0x0);
//Enable enable_CDP_1
reg_write(NVDLA_CDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CDP.S_POINTER_0, 0x1);
reg_write(NVDLA_CDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_CDP_1
intr_notify(CDP_1, sync_id_18);
check_nothing( sync_id_18);
sync_wait(NVDLA_CSC, sync_id_18);
sync_wait(NVDLA_CACC, sync_id_18);
sync_wait(NVDLA_CDMA, sync_id_18);
sync_wait(NVDLA_CMAC_A, sync_id_18);
sync_wait(NVDLA_CMAC_B, sync_id_18);
sync_wait(NVDLA_SDP, sync_id_18);
sync_wait(NVDLA_SDP_RDMA, sync_id_18);
sync_wait(NVDLA_PDP, sync_id_18);
sync_wait(NVDLA_PDP_RDMA, sync_id_18);
sync_wait(NVDLA_CDP, sync_id_18);
sync_wait(NVDLA_CDP_RDMA, sync_id_18);
//Program PDP 11 for layer
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0x1a);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0x1a);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0xff);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80240000);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0x1a);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x1a);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x1a);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0xff);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0xff);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x11);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x1a);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0xc);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110202);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x5555);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x5555);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0xd8);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x16c8);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80280000);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
//Enable enable_PDP_1
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_PDP_1
intr_notify(PDP_1, sync_id_19);
check_nothing( sync_id_19);
sync_wait(NVDLA_CSC, sync_id_19);
sync_wait(NVDLA_CACC, sync_id_19);
sync_wait(NVDLA_CDMA, sync_id_19);
sync_wait(NVDLA_CMAC_A, sync_id_19);
sync_wait(NVDLA_CMAC_B, sync_id_19);
sync_wait(NVDLA_SDP, sync_id_19);
sync_wait(NVDLA_SDP_RDMA, sync_id_19);
sync_wait(NVDLA_PDP, sync_id_19);
sync_wait(NVDLA_PDP_RDMA, sync_id_19);
sync_wait(NVDLA_CDP, sync_id_19);
sync_wait(NVDLA_CDP_RDMA, sync_id_19);
//Program Convolution 12 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x17f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xff);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x19f);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x17f00ff);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0xd8000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x17f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0xa8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x9000a);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xff);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80280000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80280000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x548);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x19f);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ff);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x17f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80300000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0xd8000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010101);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x9000a);
//Program SDP 13 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x17f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x80007000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x17f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80290000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_20);
check_nothing( sync_id_20);
intr_notify(CDMA_WT_0, sync_id_21);
check_nothing( sync_id_21);
intr_notify(CACC_0, sync_id_22);
check_nothing( sync_id_22);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_23);
check_nothing( sync_id_23);
sync_wait(NVDLA_CSC, sync_id_23);
sync_wait(NVDLA_CACC, sync_id_23);
sync_wait(NVDLA_CDMA, sync_id_23);
sync_wait(NVDLA_CMAC_A, sync_id_23);
sync_wait(NVDLA_CMAC_B, sync_id_23);
sync_wait(NVDLA_SDP, sync_id_23);
sync_wait(NVDLA_SDP_RDMA, sync_id_23);
sync_wait(NVDLA_PDP, sync_id_23);
sync_wait(NVDLA_PDP_RDMA, sync_id_23);
sync_wait(NVDLA_CDP, sync_id_23);
sync_wait(NVDLA_CDP_RDMA, sync_id_23);
//Program Convolution 14 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xbf);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0xbf00bf);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x51000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0xa8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x70007);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80290000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80290000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x548);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x6bf);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80400000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x51000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010101);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x70007);
//Program SDP 15 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0xbf);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x802a0000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0xbf);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x802a8000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x4a64);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x15);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_24);
check_nothing( sync_id_24);
intr_notify(CDMA_WT_1, sync_id_25);
check_nothing( sync_id_25);
intr_notify(CACC_1, sync_id_26);
check_nothing( sync_id_26);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_27);
check_nothing( sync_id_27);
sync_wait(NVDLA_CSC, sync_id_27);
sync_wait(NVDLA_CACC, sync_id_27);
sync_wait(NVDLA_CDMA, sync_id_27);
sync_wait(NVDLA_CMAC_A, sync_id_27);
sync_wait(NVDLA_CMAC_B, sync_id_27);
sync_wait(NVDLA_SDP, sync_id_27);
sync_wait(NVDLA_SDP_RDMA, sync_id_27);
sync_wait(NVDLA_PDP, sync_id_27);
sync_wait(NVDLA_PDP_RDMA, sync_id_27);
sync_wait(NVDLA_CDP, sync_id_27);
sync_wait(NVDLA_CDP_RDMA, sync_id_27);
//Program Convolution 16 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xbf);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0xbf00bf);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x51000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0xa8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x70007);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80297ec0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80297ec0);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x548);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x6bf);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80480000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x51000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010101);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x70007);
//Program SDP 17 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0xbf);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x802a1000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0xbf);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x802b0000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x4a64);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x15);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_28);
check_nothing( sync_id_28);
intr_notify(CDMA_WT_0, sync_id_29);
check_nothing( sync_id_29);
intr_notify(CACC_0, sync_id_30);
check_nothing( sync_id_30);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_31);
check_nothing( sync_id_31);
sync_wait(NVDLA_CSC, sync_id_31);
sync_wait(NVDLA_CACC, sync_id_31);
sync_wait(NVDLA_CDMA, sync_id_31);
sync_wait(NVDLA_CMAC_A, sync_id_31);
sync_wait(NVDLA_CMAC_B, sync_id_31);
sync_wait(NVDLA_SDP, sync_id_31);
sync_wait(NVDLA_SDP_RDMA, sync_id_31);
sync_wait(NVDLA_PDP, sync_id_31);
sync_wait(NVDLA_PDP_RDMA, sync_id_31);
sync_wait(NVDLA_CDP, sync_id_31);
sync_wait(NVDLA_CDP_RDMA, sync_id_31);
//Program Convolution 18 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xbf);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00bf);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x36000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0xa8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x70007);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x802a8000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x802a8000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x548);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x6bf);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x802c0000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x36000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010101);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x70007);
//Program SDP 19 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x802a2000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x802b8000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x70ec);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x15);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_32);
check_nothing( sync_id_32);
intr_notify(CDMA_WT_1, sync_id_33);
check_nothing( sync_id_33);
intr_notify(CACC_1, sync_id_34);
check_nothing( sync_id_34);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_35);
check_nothing( sync_id_35);
sync_wait(NVDLA_CSC, sync_id_35);
sync_wait(NVDLA_CACC, sync_id_35);
sync_wait(NVDLA_CDMA, sync_id_35);
sync_wait(NVDLA_CMAC_A, sync_id_35);
sync_wait(NVDLA_CMAC_B, sync_id_35);
sync_wait(NVDLA_SDP, sync_id_35);
sync_wait(NVDLA_SDP_RDMA, sync_id_35);
sync_wait(NVDLA_PDP, sync_id_35);
sync_wait(NVDLA_PDP_RDMA, sync_id_35);
sync_wait(NVDLA_CDP, sync_id_35);
sync_wait(NVDLA_CDP_RDMA, sync_id_35);
//Program Convolution 20 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x0);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xbf);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00bf);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x36000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0xa8);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x70007);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xbf);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0xc000c);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x802b0000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x802b0000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x548);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x137);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x6bf);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80500000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x36000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010101);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x70007);
//Program SDP 21 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x802a3000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80540000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x43a8);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x18);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_36);
check_nothing( sync_id_36);
intr_notify(CDMA_WT_0, sync_id_37);
check_nothing( sync_id_37);
intr_notify(CACC_0, sync_id_38);
check_nothing( sync_id_38);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_39);
check_nothing( sync_id_39);
sync_wait(NVDLA_CSC, sync_id_39);
sync_wait(NVDLA_CACC, sync_id_39);
sync_wait(NVDLA_CDMA, sync_id_39);
sync_wait(NVDLA_CMAC_A, sync_id_39);
sync_wait(NVDLA_CMAC_B, sync_id_39);
sync_wait(NVDLA_SDP, sync_id_39);
sync_wait(NVDLA_SDP_RDMA, sync_id_39);
sync_wait(NVDLA_PDP, sync_id_39);
sync_wait(NVDLA_PDP_RDMA, sync_id_39);
sync_wait(NVDLA_CDP, sync_id_39);
sync_wait(NVDLA_CDP_RDMA, sync_id_39);
//Program PDP 22 for layer
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0xc);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0xc);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x802b8000);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x5);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x5);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x11);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0xc);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x5);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110202);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x5555);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x5555);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x802a4000);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x30);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x120);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
//Enable enable_PDP_0
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_PDP_0
intr_notify(PDP_0, sync_id_40);
check_nothing( sync_id_40);
sync_wait(NVDLA_CSC, sync_id_40);
sync_wait(NVDLA_CACC, sync_id_40);
sync_wait(NVDLA_CDMA, sync_id_40);
sync_wait(NVDLA_CMAC_A, sync_id_40);
sync_wait(NVDLA_CMAC_B, sync_id_40);
sync_wait(NVDLA_SDP, sync_id_40);
sync_wait(NVDLA_SDP_RDMA, sync_id_40);
sync_wait(NVDLA_PDP, sync_id_40);
sync_wait(NVDLA_PDP_RDMA, sync_id_40);
sync_wait(NVDLA_CDP, sync_id_40);
sync_wait(NVDLA_CDP_RDMA, sync_id_40);
//Program PDP 23 for layer
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0xc);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0xc);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80540000);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0xc);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x5);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x5);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x7f);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x11);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0xc);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x5);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110202);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x5555);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x5555);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x68);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x548);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x802a5200);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x30);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x120);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
//Enable enable_PDP_1
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.S_POINTER_0, 0x1);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_PDP_1
intr_notify(PDP_1, sync_id_41);
check_nothing( sync_id_41);
sync_wait(NVDLA_CSC, sync_id_41);
sync_wait(NVDLA_CACC, sync_id_41);
sync_wait(NVDLA_CDMA, sync_id_41);
sync_wait(NVDLA_CMAC_A, sync_id_41);
sync_wait(NVDLA_CMAC_B, sync_id_41);
sync_wait(NVDLA_SDP, sync_id_41);
sync_wait(NVDLA_SDP_RDMA, sync_id_41);
sync_wait(NVDLA_PDP, sync_id_41);
sync_wait(NVDLA_PDP_RDMA, sync_id_41);
sync_wait(NVDLA_CDP, sync_id_41);
sync_wait(NVDLA_CDP_RDMA, sync_id_41);
//Program Convolution 24 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x50005);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xff);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x50005);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0xfff00ff);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x2400000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x0);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0x110002);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x50005);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xff);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x50005);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x802a4000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x802a4000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x30);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x120);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x23ff);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x84000000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x2400000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0x110002);
//Program SDP 25 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0xfff);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x80548000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0xfff);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80549000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x4bd4);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x18);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_42);
check_nothing( sync_id_42);
intr_notify(CDMA_WT_1, sync_id_43);
check_nothing( sync_id_43);
intr_notify(CACC_1, sync_id_44);
check_nothing( sync_id_44);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_45);
check_nothing( sync_id_45);
sync_wait(NVDLA_CSC, sync_id_45);
sync_wait(NVDLA_CACC, sync_id_45);
sync_wait(NVDLA_CDMA, sync_id_45);
sync_wait(NVDLA_CMAC_A, sync_id_45);
sync_wait(NVDLA_CMAC_B, sync_id_45);
sync_wait(NVDLA_SDP, sync_id_45);
sync_wait(NVDLA_SDP_RDMA, sync_id_45);
sync_wait(NVDLA_PDP, sync_id_45);
sync_wait(NVDLA_PDP_RDMA, sync_id_45);
sync_wait(NVDLA_CDP, sync_id_45);
sync_wait(NVDLA_CDP_RDMA, sync_id_45);
//Program Convolution 26 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xfff);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x1ff);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0xfff0fff);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x1000000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x0);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0xf0000);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xfff);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80549000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x80549000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x8);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x1ff);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0xfff);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0xfff);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x81000000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x1000000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0xf0000);
//Program SDP 27 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0xfff);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x8054a000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0xfff);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x8054b000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x7446);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x18);
//Enable enable_SDP_0
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_0
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_0
intr_notify(CDMA_DAT_0, sync_id_46);
check_nothing( sync_id_46);
intr_notify(CDMA_WT_0, sync_id_47);
check_nothing( sync_id_47);
intr_notify(CACC_0, sync_id_48);
check_nothing( sync_id_48);
//Wait Int  int_SDP_0
intr_notify(SDP_0, sync_id_49);
check_nothing( sync_id_49);
sync_wait(NVDLA_CSC, sync_id_49);
sync_wait(NVDLA_CACC, sync_id_49);
sync_wait(NVDLA_CDMA, sync_id_49);
sync_wait(NVDLA_CMAC_A, sync_id_49);
sync_wait(NVDLA_CMAC_B, sync_id_49);
sync_wait(NVDLA_SDP, sync_id_49);
sync_wait(NVDLA_SDP_RDMA, sync_id_49);
sync_wait(NVDLA_PDP, sync_id_49);
sync_wait(NVDLA_PDP_RDMA, sync_id_49);
sync_wait(NVDLA_CDP, sync_id_49);
sync_wait(NVDLA_CDP_RDMA, sync_id_49);
//Program Convolution 28 for layer
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x3e7);
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x8);
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0x0);
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xfff);
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x1ff);
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x3e70fff);
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x3e8000);
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x0);
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x3e7);
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x0);
reg_write(NVDLA_CSC.D_RELEASE_0, 0x0);
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CSC.D_BANK_0, 0xf0000);
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xfff);
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x8054b000);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x8054b000);
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x8);
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x1ff);
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0xfff);
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x3e7);
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80800000);
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x3e8000);
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x0);
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
reg_write(NVDLA_CDMA.D_BANK_0, 0xf0000);
//Program SDP 29 for layer
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x3e7);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x22);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x8054c000);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x3e7);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80580000);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x7967);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x1b);
//Enable enable_SDP_1
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
//Enable enable_Convolution_1
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0,0x1);
reg_write(NVDLA_CACC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CSC.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_CDMA.D_OP_ENABLE_0, 0x1);
//Wait Int  int_Convolution_1
intr_notify(CDMA_DAT_1, sync_id_50);
check_nothing( sync_id_50);
intr_notify(CDMA_WT_1, sync_id_51);
check_nothing( sync_id_51);
intr_notify(CACC_1, sync_id_52);
check_nothing( sync_id_52);
//Wait Int  int_SDP_1
intr_notify(SDP_1, sync_id_53);
//dump memory
check_file(sync_id_53, pri_mem, 0x80580000, 0x0000000000046e60, "nwtdata_output_0x0000000000046e60_.dat");
