// Seed: 982595088
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = 1;
  type_9(
      id_0, id_3, 1'b0
  );
  type_0 id_4 (
      .id_0(id_1),
      .id_1(id_2 == 1'b0),
      .id_2(id_0)
  );
  logic id_5;
endmodule
