##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_IMO
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for DO_UART_IntClock
		4.4::Critical Path Report for Debug_UART_IntClock
		4.5::Critical Path Report for UART_Telit_IntClock
		4.6::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
		5.3::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.4::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
		5.5::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
		5.6::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
		5.7::Critical Path Report for (DO_UART_IntClock:R vs. DO_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.17 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.17 MHz    | 
Clock: Clock_IMO                    | Frequency: 54.52 MHz  | Target: 0.08 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 55.39 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz    | 
Clock: DO_UART_IntClock             | Frequency: 53.98 MHz  | Target: 0.08 MHz    | 
Clock: Debug_UART_IntClock          | Frequency: 59.78 MHz  | Target: 0.92 MHz    | 
Clock: UART_Telit_IntClock          | Frequency: 52.63 MHz  | Target: 0.92 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: emFile_Clock_1               | Frequency: 51.40 MHz  | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_IMO            Clock_IMO            1.30417e+007     13023324    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_IMO            41666.7          25086       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_Telit_IntClock  41666.7          23613       N/A              N/A         N/A              N/A         N/A              N/A         
DO_UART_IntClock     DO_UART_IntClock     1.30417e+007     13023140    N/A              N/A         N/A              N/A         N/A              N/A         
Debug_UART_IntClock  Debug_UART_IntClock  1.08333e+006     1066606     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Telit_IntClock  UART_Telit_IntClock  1.08333e+006     1064332     N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1       emFile_Clock_1       41666.7          22212       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase    
---------------------  ------------  ------------------  
DO_RX(0)_PAD           27726         DO_UART_IntClock:R  
\emFile:miso0(0)_PAD\  17542         emFile_Clock_1:R    


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase       
---------------------  ------------  ---------------------  
DO_TX(0)_PAD           31681         DO_UART_IntClock:R     
Debug_TX(0)_PAD        34188         Debug_UART_IntClock:R  
Tx_Telit(0)_PAD        34362         UART_Telit_IntClock:R  
Tx_Telit(0)_PAD        31486         CyBUS_CLK:R            
\emFile:mosi0(0)_PAD\  36391         emFile_Clock_1:R       
\emFile:sclk0(0)_PAD\  25772         emFile_Clock_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_IMO
***************************************
Clock: Clock_IMO
Frequency: 54.52 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13023324p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3470
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14873
-------------------------------------   ----- 
End-of-path arrival time (ps)           14873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_0/q                                           macrocell40     1250   1250  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_2         macrocell3      7956   9206  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12556  13023324  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2317  14873  13023324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23613p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14583
-------------------------------------   ----- 
End-of-path arrival time (ps)           14583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell22        1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19     7325   8924  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  12274  23613  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14583  23613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for DO_UART_IntClock
**********************************************
Clock: DO_UART_IntClock
Frequency: 53.98 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DO_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q            macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/main_1  macrocell27   5642   6892  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/q       macrocell27   3350  10242  13023140  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/load   count7cell    2925  13167  13023140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Debug_UART_IntClock
*************************************************
Clock: Debug_UART_IntClock
Frequency: 59.78 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066606p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell55     1250   1250  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell12     3640   4890  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350   8240  1066606  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2298  10538  1066606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_Telit_IntClock
*************************************************
Clock: UART_Telit_IntClock
Frequency: 52.63 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12811
-------------------------------------   ----- 
End-of-path arrival time (ps)           12811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5656   5846  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9196  1064332  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3615  12811  1064332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 51.40 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell89     4929  10289  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell89     3350  13639  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell48     2306  15945  22212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell8         1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      5628   7444  25086  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  10794  25086  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2317  13110  25086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23613p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14583
-------------------------------------   ----- 
End-of-path arrival time (ps)           14583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell22        1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19     7325   8924  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  12274  23613  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14583  23613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell89     4929  10289  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell89     3350  13639  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell48     2306  15945  22212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1


5.4::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13023324p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3470
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14873
-------------------------------------   ----- 
End-of-path arrival time (ps)           14873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_0/q                                           macrocell40     1250   1250  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_2         macrocell3      7956   9206  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  12556  13023324  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2317  14873  13023324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066606p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell55     1250   1250  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell12     3640   4890  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350   8240  1066606  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2298  10538  1066606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12811
-------------------------------------   ----- 
End-of-path arrival time (ps)           12811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5656   5846  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9196  1064332  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3615  12811  1064332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (DO_UART_IntClock:R vs. DO_UART_IntClock:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DO_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q            macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/main_1  macrocell27   5642   6892  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/q       macrocell27   3350  10242  13023140  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/load   count7cell    2925  13167  13023140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell89     4929  10289  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell89     3350  13639  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell48     2306  15945  22212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15066
-------------------------------------   ----- 
End-of-path arrival time (ps)           15066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3427   8787  23091  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12137  23091  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell48     2929  15066  23091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23613p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14583
-------------------------------------   ----- 
End-of-path arrival time (ps)           14583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell22        1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19     7325   8924  23613  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  12274  23613  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14583  23613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 24714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13443
-------------------------------------   ----- 
End-of-path arrival time (ps)           13443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell47     8083  13443  24714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 24714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13443
-------------------------------------   ----- 
End-of-path arrival time (ps)           13443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  22212  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell50     8083  13443  24714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell50         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell8         1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      5628   7444  25086  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  10794  25086  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2317  13110  25086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 28071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13096
-------------------------------------   ----- 
End-of-path arrival time (ps)           13096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  28071  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell10     3851   7431  28071  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell10     3350  10781  28071  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    2315  13096  28071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10733
-------------------------------------   ----- 
End-of-path arrival time (ps)           10733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell6      3142   5082  28083  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350   8432  28083  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2302  10733  28083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell43     1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   6065   7315  28342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell47   8498   9748  28408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  26034  RISE       1
\emFile:Net_22\/main_1         macrocell53   8498   9748  28408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell47   8449   9699  28458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell43   1250   1250  24594  RISE       1
\emFile:Net_22\/main_0         macrocell53   8449   9699  28458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 28473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell8       1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_5  macrocell36   7868   9684  28473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 28473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell8       1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_5  macrocell41   7868   9684  28473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell45     1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   5310   6560  29097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell47   7578   8828  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  25344  RISE       1
\emFile:Net_22\/main_2         macrocell53   7578   8828  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell8       1816   1816  25086  RISE       1
MODIN1_1/main_2        macrocell39   6949   8765  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell8       1816   1816  25086  RISE       1
MODIN1_0/main_2        macrocell40   6949   8765  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11609
-------------------------------------   ----- 
End-of-path arrival time (ps)           11609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell43    1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_0  macrocell8     4683   5933  29558  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350   9283  29558  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2326  11609  29558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11334
-------------------------------------   ----- 
End-of-path arrival time (ps)           11334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell6     3142   5082  28083  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350   8432  28083  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2902  11334  29833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell49   7017   8267  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell52   7017   8267  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell43   1250   1250  24594  RISE       1
\emFile:Net_1\/main_0          macrocell46   6973   8223  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 30004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell22      1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_state_0\/main_5  macrocell65   6553   8152  30004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 30004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                         iocell22      1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_status_3\/main_5  macrocell73   6553   8152  30004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_last\/main_0
Capture Clock  : \UART_Telit:BUART:rx_last\/clock_0
Path slack     : 30004p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                     iocell22      1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_last\/main_0  macrocell74   6553   8152  30004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell44     1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   4284   5534  30123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30169  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell43     4408   7988  30169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30169  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell45     4408   7988  30169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 30470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell52   1250   1250  30470  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    5887   7137  30470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  25344  RISE       1
\emFile:Net_1\/main_2          macrocell46   6226   7476  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 30713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell8       1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_5  macrocell33   5628   7444  30713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_last\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_last\/clock_0
Path slack     : 30713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell8             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                     iocell8       1816   1816  25086  RISE       1
\Level_Sensor_UART:BUART:rx_last\/main_0  macrocell42   5628   7444  30713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell22      1599   1599  23613  RISE       1
MODIN5_1/main_2  macrocell71   5839   7438  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell22      1599   1599  23613  RISE       1
MODIN5_0/main_2  macrocell72   5839   7438  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 30751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell22            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell22      1599   1599  23613  RISE       1
\UART_Telit:BUART:rx_state_2\/main_5  macrocell68   5806   7405  30751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell44   6054   7304  30853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell51   6054   7304  30853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell52   1250   1250  30470  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell52   5629   6879  31278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26682  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell49   4815   6755  31401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell49   4806   6746  31411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell49   5462   6712  31445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell52   5462   6712  31445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31527p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26812  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell49   4689   6629  31527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26828  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell49   4671   6611  31545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell49   5184   6434  31723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell52   5184   6434  31723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27313  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell49   4474   6414  31742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  26753  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell43   5056   6306  31851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  26753  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell45   5056   6306  31851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31917p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30169  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell44     2660   6240  31917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell43   4683   5933  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  24594  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell45   4683   5933  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26682  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell43   3890   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26682  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell45   3890   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell43   3881   5821  32335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell45   3881   5821  32335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell43   4535   5785  32372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell45   4535   5785  32372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 32386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  26034  RISE       1
\emFile:Net_1\/main_1          macrocell46   4520   5770  32386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell44   4480   5730  32427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell51   4480   5730  32427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26812  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell43   3761   5701  32456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26812  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell45   3761   5701  32456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26828  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell43   3745   5685  32471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26828  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell45   3745   5685  32471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell44   4281   5531  32626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell44   1250   1250  26034  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell51   4281   5531  32626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell43   4252   5502  32655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  25344  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell45   4252   5502  32655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27313  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell43   3549   5489  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27313  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell45   3549   5489  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell44   3142   5082  33075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26500  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell51   3142   5082  33075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell53   1250   1250  33111  RISE       1
\emFile:Net_22\/main_3  macrocell53   3796   5046  33111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26828  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell44   2812   4752  33404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26828  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell51   2812   4752  33404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26682  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell44   2788   4728  33429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26682  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell51   2788   4728  33429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26812  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell44   2647   4587  33570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26812  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell51   2647   4587  33570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27313  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell44   2614   4554  33603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27313  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell51   2614   4554  33603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  26753  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell44   2933   4183  33974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell51   1250   1250  26753  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell51   2933   4183  33974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell47   1250   1250  34599  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell47   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell46   1250   1250  34603  RISE       1
\emFile:Net_1\/main_3  macrocell46   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell50   1250   1250  34607  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell47   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell49   1250   1250  34618  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell49   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12811
-------------------------------------   ----- 
End-of-path arrival time (ps)           12811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5656   5846  1064332  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9196  1064332  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3615  12811  1064332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066606p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell55     1250   1250  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell12     3640   4890  1066606  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350   8240  1066606  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2298  10538  1066606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Telit:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066876p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11097
-------------------------------------   ----- 
End-of-path arrival time (ps)           11097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q     macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_counter_load\/main_0  macrocell18   4253   5503  1066876  RISE       1
\UART_Telit:BUART:rx_counter_load\/q       macrocell18   3350   8853  1066876  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/load   count7cell    2244  11097  1066876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug_UART:BUART:sTX:TxSts\/clock
Path slack     : 1068071p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14762
-------------------------------------   ----- 
End-of-path arrival time (ps)           14762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068071  RISE       1
\Debug_UART:BUART:tx_status_0\/main_3                 macrocell13     5505   9085  1068071  RISE       1
\Debug_UART:BUART:tx_status_0\/q                      macrocell13     3350  12435  1068071  RISE       1
\Debug_UART:BUART:sTX:TxSts\/status_0                 statusicell4    2327  14762  1068071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Telit:BUART:sTX:TxSts\/clock
Path slack     : 1069398p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1069398  RISE       1
\UART_Telit:BUART:tx_status_0\/main_3                 macrocell16     4243   7823  1069398  RISE       1
\UART_Telit:BUART:tx_status_0\/q                      macrocell16     3350  11173  1069398  RISE       1
\UART_Telit:BUART:sTX:TxSts\/status_0                 statusicell5    2263  13436  1069398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1070012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1070012  RISE       1
\UART_Telit:BUART:rx_status_4\/main_1                 macrocell20     3640   7220  1070012  RISE       1
\UART_Telit:BUART:rx_status_4\/q                      macrocell20     3350  10570  1070012  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_4                 statusicell6    2251  12821  1070012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070738p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068071  RISE       1
\Debug_UART:BUART:tx_state_0\/main_3                  macrocell56     5505   9085  1070738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070844p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                macrocell55     1250   1250  1066606  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   5229   6479  1070844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070928p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   6206   6396  1070928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q                macrocell65     1250   1250  1067077  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5108   6358  1070965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q                macrocell60     1250   1250  1064680  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4246   5496  1071827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Telit:BUART:txn\/main_3
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1071866p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1071866  RISE       1
\UART_Telit:BUART:txn\/main_3                macrocell59     3588   7958  1071866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q          macrocell69     1250   1250  1071986  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4088   5338  1071986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071995p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067901  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   5138   5328  1071995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1072000p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1069398  RISE       1
\UART_Telit:BUART:tx_state_0\/main_3                  macrocell61     4243   7823  1072000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1072367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                            macrocell71   1250   1250  1067401  RISE       1
\UART_Telit:BUART:rx_state_0\/main_6  macrocell65   6206   7456  1072367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1072367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell71   1250   1250  1067401  RISE       1
\UART_Telit:BUART:rx_status_3\/main_6  macrocell73   6206   7456  1072367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072445p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q                macrocell61     1250   1250  1065557  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3628   4878  1072445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072448p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                macrocell56     1250   1250  1067666  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   3626   4876  1072448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1072874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                            macrocell72   1250   1250  1067757  RISE       1
\UART_Telit:BUART:rx_state_0\/main_7  macrocell65   5700   6950  1072874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1072874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell72   1250   1250  1067757  RISE       1
\UART_Telit:BUART:rx_status_3\/main_7  macrocell73   5700   6950  1072874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:txn\/main_2
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1072893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q  macrocell61   1250   1250  1065557  RISE       1
\UART_Telit:BUART:txn\/main_2    macrocell59   5681   6931  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1072893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1065557  RISE       1
\UART_Telit:BUART:tx_state_1\/main_1  macrocell60   5681   6931  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug_UART:BUART:txn\/main_3
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073213p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1073213  RISE       1
\Debug_UART:BUART:txn\/main_3                macrocell54     2240   6610  1073213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:txn\/main_1
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073340p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q  macrocell55   1250   1250  1066606  RISE       1
\Debug_UART:BUART:txn\/main_1    macrocell54   5234   6484  1073340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1073422p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:tx_state_2\/main_2               macrocell62     6211   6401  1073422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1073422p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_2                macrocell63     6211   6401  1073422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073435p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q         macrocell64     1250   1250  1066876  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   2638   3888  1073435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:txn\/main_4
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073515p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q  macrocell57   1250   1250  1066612  RISE       1
\Debug_UART:BUART:txn\/main_4    macrocell54   5059   6309  1073515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:txn\/main_6
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q  macrocell63   1250   1250  1073831  RISE       1
\UART_Telit:BUART:txn\/main_6   macrocell59   4742   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1073831  RISE       1
\UART_Telit:BUART:tx_state_1\/main_5  macrocell60   4742   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1073977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:tx_state_0\/main_2               macrocell61     5656   5846  1073977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1064680  RISE       1
\UART_Telit:BUART:tx_state_2\/main_0  macrocell62   4263   5513  1074311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1074311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q      macrocell60   1250   1250  1064680  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_0  macrocell63   4263   5513  1074311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1074320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_state_3\/main_0    macrocell67   4253   5503  1074320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1074320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_state_2\/main_0    macrocell68   4253   5503  1074320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q        macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_0  macrocell70   4253   5503  1074320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1074324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1064680  RISE       1
\UART_Telit:BUART:tx_state_0\/main_0  macrocell61   4249   5499  1074324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074352p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_state_0\/main_1  macrocell65   4221   5471  1074352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074352p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q         macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_1  macrocell66   4221   5471  1074352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1074352p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q        macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_status_3\/main_1  macrocell73   4221   5471  1074352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1066606  RISE       1
\Debug_UART:BUART:tx_state_1\/main_0  macrocell55   4200   5450  1074373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1066606  RISE       1
\Debug_UART:BUART:tx_state_2\/main_0  macrocell57   4200   5450  1074373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q      macrocell55   1250   1250  1066606  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_0  macrocell58   4200   5450  1074373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_load_fifo\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_load_fifo\/q            macrocell66     1250   1250  1072176  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4575   5825  1074378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:txn\/main_4
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1074380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q  macrocell62   1250   1250  1066396  RISE       1
\UART_Telit:BUART:txn\/main_4    macrocell59   4194   5444  1074380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074380p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1066396  RISE       1
\UART_Telit:BUART:tx_state_1\/main_3  macrocell60   4194   5444  1074380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066612  RISE       1
\Debug_UART:BUART:tx_state_1\/main_3  macrocell55   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066612  RISE       1
\Debug_UART:BUART:tx_state_2\/main_3  macrocell57   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q      macrocell57   1250   1250  1066612  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_3  macrocell58   4190   5440  1074384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_state_3\/main_1  macrocell67   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_state_2\/main_1  macrocell68   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q               macrocell65   1250   1250  1067077  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_1  macrocell70   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074579p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1073831  RISE       1
\UART_Telit:BUART:tx_state_2\/main_5  macrocell62   3994   5244  1074579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074604  RISE       1
\UART_Telit:BUART:rx_state_0\/main_9         macrocell65   3279   5219  1074604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074604  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_6       macrocell66   3279   5219  1074604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074608p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074608  RISE       1
\UART_Telit:BUART:rx_state_0\/main_8         macrocell65   3276   5216  1074608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074608p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074608  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_5       macrocell66   3276   5216  1074608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_Telit:BUART:rx_state_0\/main_10        macrocell65   3123   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074760p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_7       macrocell66   3123   5063  1074760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:txn\/q
Path End       : \UART_Telit:BUART:txn\/main_0
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1074774p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:txn\/q       macrocell59   1250   1250  1074774  RISE       1
\UART_Telit:BUART:txn\/main_0  macrocell59   3800   5050  1074774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1066606  RISE       1
\Debug_UART:BUART:tx_state_0\/main_0  macrocell56   3640   4890  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074940p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066612  RISE       1
\Debug_UART:BUART:tx_state_0\/main_4  macrocell56   3633   4883  1074940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:txn\/main_2
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1074946p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q  macrocell56   1250   1250  1067666  RISE       1
\Debug_UART:BUART:txn\/main_2    macrocell54   3628   4878  1074946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:txn\/main_6
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1075043p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q  macrocell58   1250   1250  1075043  RISE       1
\Debug_UART:BUART:txn\/main_6   macrocell54   3530   4780  1075043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1073831  RISE       1
\UART_Telit:BUART:tx_state_0\/main_5  macrocell61   3471   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_state_0\/main_0    macrocell65   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_0  macrocell66   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1066876  RISE       1
\UART_Telit:BUART:rx_status_3\/main_0   macrocell73   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1065557  RISE       1
\UART_Telit:BUART:tx_state_0\/main_1  macrocell61   3372   4622  1075202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075209p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1065557  RISE       1
\UART_Telit:BUART:tx_state_2\/main_1  macrocell62   3364   4614  1075209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1075209p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q      macrocell61   1250   1250  1065557  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_1  macrocell63   3364   4614  1075209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074608  RISE       1
\UART_Telit:BUART:rx_state_3\/main_5         macrocell67   2557   4497  1075326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074608  RISE       1
\UART_Telit:BUART:rx_state_2\/main_7         macrocell68   2557   4497  1075326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074604  RISE       1
\UART_Telit:BUART:rx_state_3\/main_6         macrocell67   2556   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074604  RISE       1
\UART_Telit:BUART:rx_state_2\/main_8         macrocell68   2556   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1071986  RISE       1
\UART_Telit:BUART:rx_state_0\/main_2   macrocell65   3155   4405  1075419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q   macrocell69   1250   1250  1071986  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_2  macrocell66   3155   4405  1075419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1071986  RISE       1
\UART_Telit:BUART:rx_status_3\/main_2  macrocell73   3155   4405  1075419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075437p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_state_0\/main_3  macrocell65   3136   4386  1075437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075437p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q         macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_3  macrocell66   3136   4386  1075437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075437p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q        macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_status_3\/main_3  macrocell73   3136   4386  1075437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_state_0\/main_4  macrocell65   3136   4386  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q         macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_4  macrocell66   3136   4386  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q        macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_status_3\/main_4  macrocell73   3136   4386  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075514  RISE       1
\UART_Telit:BUART:tx_state_2\/main_4               macrocell62     4120   4310  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:txn\/q
Path End       : \Debug_UART:BUART:txn\/main_0
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1075537p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:txn\/q       macrocell54   1250   1250  1075537  RISE       1
\Debug_UART:BUART:txn\/main_0  macrocell54   3036   4286  1075537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075614  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_1   macrocell69   2269   4209  1075614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075614  RISE       1
MODIN5_1/main_1                              macrocell71   2269   4209  1075614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075614  RISE       1
MODIN5_0/main_1                              macrocell72   2269   4209  1075614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075622  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_2   macrocell69   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_Telit:BUART:rx_state_3\/main_7         macrocell67   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074760  RISE       1
\UART_Telit:BUART:rx_state_2\/main_9         macrocell68   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075631  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_0   macrocell69   2252   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075631  RISE       1
MODIN5_1/main_0                              macrocell71   2252   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075631  RISE       1
MODIN5_0/main_0                              macrocell72   2252   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075043  RISE       1
\Debug_UART:BUART:tx_state_1\/main_5  macrocell55   2938   4188  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075043  RISE       1
\Debug_UART:BUART:tx_state_2\/main_5  macrocell57   2938   4188  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075638p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075043  RISE       1
\Debug_UART:BUART:tx_state_0\/main_5  macrocell56   2936   4186  1075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_last\/q          macrocell74   1250   1250  1075698  RISE       1
\UART_Telit:BUART:rx_state_2\/main_6  macrocell68   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1067666  RISE       1
\Debug_UART:BUART:tx_state_1\/main_1  macrocell55   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1067666  RISE       1
\Debug_UART:BUART:tx_state_2\/main_1  macrocell57   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q      macrocell56   1250   1250  1067666  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_1  macrocell58   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1067666  RISE       1
\Debug_UART:BUART:tx_state_0\/main_1  macrocell56   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell71   1250   1250  1067401  RISE       1
MODIN5_1/main_3  macrocell71   2554   3804  1076020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1076041p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1066396  RISE       1
\UART_Telit:BUART:tx_state_0\/main_4  macrocell61   2533   3783  1076041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1066396  RISE       1
\UART_Telit:BUART:tx_state_2\/main_3  macrocell62   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q      macrocell62   1250   1250  1066396  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_3  macrocell63   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076229p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067901  RISE       1
\Debug_UART:BUART:tx_state_0\/main_2               macrocell56     3404   3594  1076229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067901  RISE       1
\Debug_UART:BUART:tx_state_1\/main_2               macrocell55     3395   3585  1076238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067901  RISE       1
\Debug_UART:BUART:tx_state_2\/main_2               macrocell57     3395   3585  1076238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067901  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_2                macrocell58     3395   3585  1076238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:txn\/main_5
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076268  RISE       1
\Debug_UART:BUART:txn\/main_5                      macrocell54     3365   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:txn\/main_1
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q  macrocell60   1250   1250  1064680  RISE       1
\UART_Telit:BUART:txn\/main_1    macrocell59   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1064680  RISE       1
\UART_Telit:BUART:tx_state_1\/main_0  macrocell60   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1076316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1071986  RISE       1
\UART_Telit:BUART:rx_state_3\/main_2   macrocell67   2258   3508  1076316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1076316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1071986  RISE       1
\UART_Telit:BUART:rx_state_2\/main_2   macrocell68   2258   3508  1076316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  1067757  RISE       1
MODIN5_1/main_4  macrocell71   2256   3506  1076318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  1067757  RISE       1
MODIN5_0/main_3  macrocell72   2256   3506  1076318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_state_3\/main_4  macrocell67   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_state_2\/main_4  macrocell68   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q               macrocell68   1250   1250  1068892  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_3  macrocell70   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_state_3\/main_3  macrocell67   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_state_2\/main_3  macrocell68   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q               macrocell67   1250   1250  1068894  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_2  macrocell70   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076268  RISE       1
\Debug_UART:BUART:tx_state_1\/main_4               macrocell55     2635   2825  1076998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076268  RISE       1
\Debug_UART:BUART:tx_state_2\/main_4               macrocell57     2635   2825  1076998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:txn\/main_5
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1076999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075514  RISE       1
\UART_Telit:BUART:txn\/main_5                      macrocell59     2635   2825  1076999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1076999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075514  RISE       1
\UART_Telit:BUART:tx_state_1\/main_4               macrocell60     2635   2825  1076999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1077341p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2482
-------------------------------------   ---- 
End-of-path arrival time (ps)           2482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064332  RISE       1
\UART_Telit:BUART:tx_state_1\/main_2               macrocell60     2292   2482  1077341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_status_3\/q
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1078717p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_status_3\/q       macrocell73    1250   1250  1078717  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_3  statusicell6   2866   4116  1078717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DO_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q            macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/main_1  macrocell27   5642   6892  13023140  RISE       1
\DO_UART:BUART:rx_counter_load\/q       macrocell27   3350  10242  13023140  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/load   count7cell    2925  13167  13023140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023531p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12775
-------------------------------------   ----- 
End-of-path arrival time (ps)           12775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q            macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_1  macrocell2    5862   7112  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350  10462  13023531  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  12775  13023531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_0\/q
Path End       : \DO_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DO_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024091p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3470
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_0\/q              macrocell88      1250   1250  13024091  RISE       1
\DO_UART:BUART:rx_postpoll\/main_2         macrocell28      3926   5176  13024091  RISE       1
\DO_UART:BUART:rx_postpoll\/q              macrocell28      3350   8526  13024091  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   5580  14106  13024091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024239p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q                      macrocell77     1250   1250  13024239  RISE       1
\DO_UART:BUART:counter_load_not\/main_1           macrocell24     4349   5599  13024239  RISE       1
\DO_UART:BUART:counter_load_not\/q                macrocell24     3350   8949  13024239  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2289  11238  13024239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13024985p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16182
-------------------------------------   ----- 
End-of-path arrival time (ps)           16182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13024985  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/main_1                 macrocell4      2929   6509  13024985  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/q                      macrocell4      3350   9859  13024985  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_4                 statusicell1    6323  16182  13024985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DO_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q                macrocell81      1250   1250  13023140  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   6132   7382  13028274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028441p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5966   7216  13028441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028571p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q                macrocell33     1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5836   7086  13028571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DO_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DO_UART:BUART:sTX:TxSts\/clock
Path slack     : 13028635p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13028635  RISE       1
\DO_UART:BUART:tx_status_0\/main_3                 macrocell25     3354   6934  13028635  RISE       1
\DO_UART:BUART:tx_status_0\/q                      macrocell25     3350  10284  13028635  RISE       1
\DO_UART:BUART:sTX:TxSts\/status_0                 statusicell7    2248  12532  13028635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13028948p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                    macrocell40   1250   1250  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_7  macrocell41   7959   9209  13028948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13028950p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                   macrocell40   1250   1250  13023324  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_7  macrocell33   7956   9206  13028950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DO_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DO_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029003p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12163
-------------------------------------   ----- 
End-of-path arrival time (ps)           12163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13029003  RISE       1
\DO_UART:BUART:rx_status_4\/main_1                 macrocell29      2923   6503  13029003  RISE       1
\DO_UART:BUART:rx_status_4\/q                      macrocell29      3350   9853  13029003  RISE       1
\DO_UART:BUART:sRX:RxSts\/status_4                 statusicell8     2311  12163  13029003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029444p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q         macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_1  macrocell34   7463   8713  13029444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029444p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_1  macrocell36   7463   8713  13029444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029444p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q        macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_1  macrocell41   7463   8713  13029444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029604p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_2   macrocell33   7302   8552  13029604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029604p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_2   macrocell35   7302   8552  13029604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029956p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_4  macrocell33   6951   8201  13029956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029956p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_4  macrocell35   6951   8201  13029956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DO_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029960p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q         macrocell80      1250   1250  13026492  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   4447   5697  13029960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DO_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030033p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q                macrocell76     1250   1250  13026004  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4374   5624  13030033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DO_UART:BUART:txn\/main_3
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13030206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7951
-------------------------------------   ---- 
End-of-path arrival time (ps)           7951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13030206  RISE       1
\DO_UART:BUART:txn\/main_3                macrocell75     3581   7951  13030206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031044p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q               macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1  macrocell38   5862   7112  13031044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13031050p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  13023324  RISE       1
MODIN1_1/main_4  macrocell39   5856   7106  13031050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13031050p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  13023324  RISE       1
MODIN1_0/main_3  macrocell40   5856   7106  13031050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DO_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13031223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13028635  RISE       1
\DO_UART:BUART:tx_state_0\/main_3                  macrocell77     3354   6934  13031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031243p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                    macrocell39   1250   1250  13027162  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_6  macrocell41   5664   6914  13031243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DO_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031265p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q               macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/main_1  macrocell86   5642   6892  13031265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031278p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q               macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3  macrocell38   5628   6878  13031278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DO_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q          macrocell85      1250   1250  13031281  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3126   4376  13031281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031324p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q         macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_4  macrocell34   5583   6833  13031324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031324p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_4  macrocell36   5583   6833  13031324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031324p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q        macrocell36   1250   1250  13023765  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_4  macrocell41   5583   6833  13031324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_bitclk\/q
Path End       : \DO_UART:BUART:txn\/main_6
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13031356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_bitclk\/q  macrocell79   1250   1250  13031356  RISE       1
\DO_UART:BUART:txn\/main_6   macrocell75   5550   6800  13031356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DO_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031382p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13027357  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   4084   4274  13031382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031691p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q         macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_3  macrocell34   5215   6465  13031691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031691p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_3  macrocell36   5215   6465  13031691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031691p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q        macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_3  macrocell41   5215   6465  13031691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031728p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031728  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_10        macrocell33   4489   6429  13031728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031728p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031728  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_7         macrocell35   4489   6429  13031728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_state_0\/main_1    macrocell81   5157   6407  13031750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_state_3\/main_0    macrocell83   5157   6407  13031750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_0  macrocell82   5147   6397  13031760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_state_2\/main_1    macrocell84   5147   6397  13031760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_status_3\/main_1   macrocell90   5147   6397  13031760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031820p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q                macrocell32     1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2586   3836  13031820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DO_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q                macrocell77     1250   1250  13024239  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   2529   3779  13031877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_bitclk\/q
Path End       : \DO_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13031922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  13031356  RISE       1
\DO_UART:BUART:tx_state_1\/main_5  macrocell76   4985   6235  13031922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_bitclk\/q
Path End       : \DO_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13031922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  13031356  RISE       1
\DO_UART:BUART:tx_state_2\/main_5  macrocell78   4985   6235  13031922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DO_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031983p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031983  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_7       macrocell82   4234   6174  13031983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DO_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031983p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031983  RISE       1
\DO_UART:BUART:rx_state_2\/main_8         macrocell84   4234   6174  13031983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_2\/q
Path End       : \DO_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13032101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_2\/q       macrocell78   1250   1250  13024981  RISE       1
\DO_UART:BUART:tx_state_0\/main_4  macrocell77   4806   6056  13032101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_2\/q
Path End       : \DO_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DO_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_2\/q      macrocell78   1250   1250  13024981  RISE       1
\DO_UART:BUART:tx_bitclk\/main_3  macrocell79   4806   6056  13032101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q       macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_state_0\/main_2  macrocell81   4696   5946  13032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q       macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_state_3\/main_1  macrocell83   4696   5946  13032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q         macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_1  macrocell82   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q       macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_state_2\/main_2  macrocell84   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_0\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_0\/q        macrocell81   1250   1250  13023140  RISE       1
\DO_UART:BUART:rx_status_3\/main_2  macrocell90   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032387p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031728  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_7       macrocell34   3830   5770  13032387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032387p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031728  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_9         macrocell36   3830   5770  13032387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_0\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_0\/q       macrocell88   1250   1250  13024091  RISE       1
\DO_UART:BUART:rx_status_3\/main_7  macrocell90   4513   5763  13032394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032486p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q         macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_0  macrocell34   4421   5671  13032486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032486p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_0  macrocell36   4421   5671  13032486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032486p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q        macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_0  macrocell41   4421   5671  13032486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032507p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_1  macrocell33   4400   5650  13032507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032507p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023531  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_1  macrocell35   4400   5650  13032507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13032528p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q       macrocell76   1250   1250  13026004  RISE       1
\DO_UART:BUART:tx_state_0\/main_0  macrocell77   4379   5629  13032528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DO_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032528p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q      macrocell76   1250   1250  13026004  RISE       1
\DO_UART:BUART:tx_bitclk\/main_0  macrocell79   4379   5629  13032528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DO_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031983  RISE       1
\DO_UART:BUART:rx_state_0\/main_8         macrocell81   3680   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DO_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031983  RISE       1
\DO_UART:BUART:rx_state_3\/main_7         macrocell83   3680   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q       macrocell77   1250   1250  13024239  RISE       1
\DO_UART:BUART:tx_state_1\/main_1  macrocell76   4349   5599  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q       macrocell77   1250   1250  13024239  RISE       1
\DO_UART:BUART:tx_state_2\/main_1  macrocell78   4349   5599  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:txn\/main_2
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13032575p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q  macrocell77   1250   1250  13024239  RISE       1
\DO_UART:BUART:txn\/main_2    macrocell75   4332   5582  13032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q       macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_state_0\/main_5  macrocell81   4199   5449  13032707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q       macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_state_3\/main_4  macrocell83   4199   5449  13032707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell39   1250   1250  13027162  RISE       1
MODIN1_1/main_3  macrocell39   4191   5441  13032716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_2\/q
Path End       : \DO_UART:BUART:txn\/main_4
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13032722p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_2\/q  macrocell78   1250   1250  13024981  RISE       1
\DO_UART:BUART:txn\/main_4    macrocell75   4185   5435  13032722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032788p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                   macrocell39   1250   1250  13027162  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_6  macrocell33   4118   5368  13032788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DO_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q               macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/main_3  macrocell86   4117   5367  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_0\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_0\/q       macrocell88   1250   1250  13024091  RISE       1
\DO_UART:BUART:rx_state_0\/main_10  macrocell81   3926   5176  13032981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033018p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q               macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2  macrocell38   3889   5139  13033018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_status_3\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13033037p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_status_3\/q       macrocell41    1250   1250  13033037  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_3  statusicell1   6880   8130  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033164p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_2  macrocell34   3743   4993  13033164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033164p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_2   macrocell36   3743   4993  13033164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033164p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13028441  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_2  macrocell41   3743   4993  13033164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_last\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033255p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_last\/q          macrocell42   1250   1250  13033255  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_6  macrocell36   3651   4901  13033255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q         macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_4  macrocell82   3631   4881  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q       macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_state_2\/main_5  macrocell84   3631   4881  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_2\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_2\/q        macrocell84   1250   1250  13024665  RISE       1
\DO_UART:BUART:rx_status_3\/main_5  macrocell90   3631   4881  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033278  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_5       macrocell34   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033278  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_7         macrocell36   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_load_fifo\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033290p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3130
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13027010  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3997   5247  13033290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033295p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033295  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_6       macrocell34   2922   4862  13033295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033295p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033295  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_8         macrocell36   2922   4862  13033295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_2\/q
Path End       : \DO_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_2\/q       macrocell78   1250   1250  13024981  RISE       1
\DO_UART:BUART:tx_state_1\/main_3  macrocell76   3607   4857  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_2\/q
Path End       : \DO_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_2\/q       macrocell78   1250   1250  13024981  RISE       1
\DO_UART:BUART:tx_state_2\/main_3  macrocell78   3607   4857  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DO_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q               macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/main_2  macrocell86   3585   4835  13033322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033278  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_8         macrocell33   2890   4830  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033278  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_5         macrocell35   2890   4830  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033295  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_9         macrocell33   2877   4817  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033295  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_6         macrocell35   2877   4817  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_0\/q
Path End       : \DO_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DO_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_0\/q       macrocell88   1250   1250  13024091  RISE       1
\DO_UART:BUART:pollcount_1\/main_4  macrocell87   3519   4769  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_0\/q
Path End       : \DO_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DO_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_0\/q       macrocell88   1250   1250  13024091  RISE       1
\DO_UART:BUART:pollcount_0\/main_3  macrocell88   3519   4769  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q               macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0  macrocell38   3505   4755  13033402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DO_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033595  RISE       1
\DO_UART:BUART:rx_state_0\/main_7         macrocell81   2622   4562  13033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DO_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033595  RISE       1
\DO_UART:BUART:rx_state_3\/main_6         macrocell83   2622   4562  13033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DO_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\DO_UART:BUART:rx_state_0\/main_6         macrocell81   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DO_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\DO_UART:BUART:rx_state_3\/main_5         macrocell83   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DO_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033595  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_6       macrocell82   2612   4552  13033604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DO_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033595  RISE       1
\DO_UART:BUART:rx_state_2\/main_7         macrocell84   2612   4552  13033604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DO_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_5       macrocell82   2610   4550  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DO_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\DO_UART:BUART:rx_state_2\/main_6         macrocell84   2610   4550  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  13031281  RISE       1
\DO_UART:BUART:rx_state_0\/main_3   macrocell81   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  13031281  RISE       1
\DO_UART:BUART:rx_state_3\/main_2   macrocell83   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DO_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13027357  RISE       1
\DO_UART:BUART:tx_state_0\/main_2               macrocell77     4089   4279  13033877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DO_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DO_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13027357  RISE       1
\DO_UART:BUART:tx_bitclk\/main_2                macrocell79     4089   4279  13033877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DO_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DO_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033880  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/main_2   macrocell85   2336   4276  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DO_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DO_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/main_1   macrocell85   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DO_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DO_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:pollcount_1\/main_2        macrocell87   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DO_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DO_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:pollcount_0\/main_2        macrocell88   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DO_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DO_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/main_0   macrocell85   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DO_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DO_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:pollcount_1\/main_1        macrocell87   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DO_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DO_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033881  RISE       1
\DO_UART:BUART:pollcount_0\/main_1        macrocell88   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033903  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0   macrocell37   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033903  RISE       1
MODIN1_1/main_0                                     macrocell39   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033903  RISE       1
MODIN1_0/main_0                                     macrocell40   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033911  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1   macrocell37   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033911  RISE       1
MODIN1_1/main_1                                     macrocell39   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033911  RISE       1
MODIN1_0/main_1                                     macrocell40   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033911  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2   macrocell37   2305   4245  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q   macrocell85   1250   1250  13031281  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_2  macrocell82   2981   4231  13033926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  13031281  RISE       1
\DO_UART:BUART:rx_state_2\/main_3   macrocell84   2981   4231  13033926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_bitclk_enable\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  13031281  RISE       1
\DO_UART:BUART:rx_status_3\/main_3  macrocell90   2981   4231  13033926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DO_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q         macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_load_fifo\/main_3  macrocell82   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q       macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_state_2\/main_4  macrocell84   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q        macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_status_3\/main_4  macrocell90   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q       macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_state_0\/main_4  macrocell81   2945   4195  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_state_3\/q
Path End       : \DO_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DO_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_state_3\/q       macrocell83   1250   1250  13025197  RISE       1
\DO_UART:BUART:rx_state_3\/main_3  macrocell83   2945   4195  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_3\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_1\/q
Path End       : \DO_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DO_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_1\/q       macrocell87   1250   1250  13025138  RISE       1
\DO_UART:BUART:rx_status_3\/main_6  macrocell90   2880   4130  13034027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_1\/q
Path End       : \DO_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DO_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_1\/q      macrocell87   1250   1250  13025138  RISE       1
\DO_UART:BUART:rx_state_0\/main_9  macrocell81   2879   4129  13034028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:pollcount_1\/q
Path End       : \DO_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DO_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:pollcount_1\/q       macrocell87   1250   1250  13025138  RISE       1
\DO_UART:BUART:pollcount_1\/main_3  macrocell87   2875   4125  13034032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:pollcount_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:txn\/main_1
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13034322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q  macrocell76   1250   1250  13026004  RISE       1
\DO_UART:BUART:txn\/main_1    macrocell75   2584   3834  13034322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q       macrocell76   1250   1250  13026004  RISE       1
\DO_UART:BUART:tx_state_1\/main_0  macrocell76   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_1\/q
Path End       : \DO_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_1\/q       macrocell76   1250   1250  13026004  RISE       1
\DO_UART:BUART:tx_state_2\/main_0  macrocell78   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_0  macrocell33   2580   3830  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025889  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_0  macrocell35   2580   3830  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q       macrocell77   1250   1250  13024239  RISE       1
\DO_UART:BUART:tx_state_0\/main_1  macrocell77   2524   3774  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_state_0\/q
Path End       : \DO_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DO_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_state_0\/q      macrocell77   1250   1250  13024239  RISE       1
\DO_UART:BUART:tx_bitclk\/main_1  macrocell79   2524   3774  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_bitclk\/q
Path End       : \DO_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DO_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_bitclk\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  13031356  RISE       1
\DO_UART:BUART:tx_state_0\/main_5  macrocell77   2512   3762  13034394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_0\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_3  macrocell33   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025505  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_3  macrocell35   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_last\/q
Path End       : \DO_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DO_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_last\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_last\/q          macrocell91   1250   1250  13034602  RISE       1
\DO_UART:BUART:rx_state_2\/main_9  macrocell84   2305   3555  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_2\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:txn\/q
Path End       : \DO_UART:BUART:txn\/main_0
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:txn\/q       macrocell75   1250   1250  13034603  RISE       1
\DO_UART:BUART:txn\/main_0  macrocell75   2303   3553  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DO_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DO_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DO_UART:BUART:tx_ctrl_mark_last\/q        macrocell80   1250   1250  13026492  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/main_0  macrocell86   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_load_fifo\/q
Path End       : \DO_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DO_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_load_fifo\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_load_fifo\/q            macrocell82      1250   1250  13031044  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   2293   3543  13034994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DO_UART:BUART:txn\/main_5
Capture Clock  : \DO_UART:BUART:txn\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035340  RISE       1
\DO_UART:BUART:txn\/main_5                      macrocell75     2627   2817  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:txn\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DO_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13035346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035340  RISE       1
\DO_UART:BUART:tx_state_1\/main_4               macrocell76     2621   2811  13035346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DO_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13035346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035340  RISE       1
\DO_UART:BUART:tx_state_2\/main_4               macrocell78     2621   2811  13035346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DO_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DO_UART:BUART:tx_state_1\/clock_0
Path slack     : 13035677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13027357  RISE       1
\DO_UART:BUART:tx_state_1\/main_2               macrocell76     2290   2480  13035677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_1\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DO_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DO_UART:BUART:tx_state_2\/clock_0
Path slack     : 13035677p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\DO_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13027357  RISE       1
\DO_UART:BUART:tx_state_2\/main_2               macrocell78     2290   2480  13035677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:tx_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DO_UART:BUART:rx_status_3\/q
Path End       : \DO_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DO_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037016p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (DO_UART_IntClock:R#1 vs. DO_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:rx_status_3\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\DO_UART:BUART:rx_status_3\/q       macrocell90    1250   1250  13037016  RISE       1
\DO_UART:BUART:sRX:RxSts\/status_3  statusicell8   2901   4151  13037016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DO_UART:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

