set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/addr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/data[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bram_sum_0/inst/sum[5]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/bram_sum_0/inst/sum[0]} {design_1_i/bram_sum_0/inst/sum[1]} {design_1_i/bram_sum_0/inst/sum[2]} {design_1_i/bram_sum_0/inst/sum[3]} {design_1_i/bram_sum_0/inst/sum[4]} {design_1_i/bram_sum_0/inst/sum[5]} {design_1_i/bram_sum_0/inst/sum[6]} {design_1_i/bram_sum_0/inst/sum[7]} {design_1_i/bram_sum_0/inst/sum[8]} {design_1_i/bram_sum_0/inst/sum[9]} {design_1_i/bram_sum_0/inst/sum[10]} {design_1_i/bram_sum_0/inst/sum[11]} {design_1_i/bram_sum_0/inst/sum[12]} {design_1_i/bram_sum_0/inst/sum[13]} {design_1_i/bram_sum_0/inst/sum[14]} {design_1_i/bram_sum_0/inst/sum[15]} {design_1_i/bram_sum_0/inst/sum[16]} {design_1_i/bram_sum_0/inst/sum[17]} {design_1_i/bram_sum_0/inst/sum[18]} {design_1_i/bram_sum_0/inst/sum[19]} {design_1_i/bram_sum_0/inst/sum[20]} {design_1_i/bram_sum_0/inst/sum[21]} {design_1_i/bram_sum_0/inst/sum[22]} {design_1_i/bram_sum_0/inst/sum[23]} {design_1_i/bram_sum_0/inst/sum[24]} {design_1_i/bram_sum_0/inst/sum[25]} {design_1_i/bram_sum_0/inst/sum[26]} {design_1_i/bram_sum_0/inst/sum[27]} {design_1_i/bram_sum_0/inst/sum[28]} {design_1_i/bram_sum_0/inst/sum[29]} {design_1_i/bram_sum_0/inst/sum[30]} {design_1_i/bram_sum_0/inst/sum[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/bram_sum_0/inst/addr[0]} {design_1_i/bram_sum_0/inst/addr[1]} {design_1_i/bram_sum_0/inst/addr[2]} {design_1_i/bram_sum_0/inst/addr[3]} {design_1_i/bram_sum_0/inst/addr[4]} {design_1_i/bram_sum_0/inst/addr[5]} {design_1_i/bram_sum_0/inst/addr[6]} {design_1_i/bram_sum_0/inst/addr[7]} {design_1_i/bram_sum_0/inst/addr[8]} {design_1_i/bram_sum_0/inst/addr[9]} {design_1_i/bram_sum_0/inst/addr[10]} {design_1_i/bram_sum_0/inst/addr[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/bram_sum_0/inst/data[0]} {design_1_i/bram_sum_0/inst/data[1]} {design_1_i/bram_sum_0/inst/data[2]} {design_1_i/bram_sum_0/inst/data[3]} {design_1_i/bram_sum_0/inst/data[4]} {design_1_i/bram_sum_0/inst/data[5]} {design_1_i/bram_sum_0/inst/data[6]} {design_1_i/bram_sum_0/inst/data[7]} {design_1_i/bram_sum_0/inst/data[8]} {design_1_i/bram_sum_0/inst/data[9]} {design_1_i/bram_sum_0/inst/data[10]} {design_1_i/bram_sum_0/inst/data[11]} {design_1_i/bram_sum_0/inst/data[12]} {design_1_i/bram_sum_0/inst/data[13]} {design_1_i/bram_sum_0/inst/data[14]} {design_1_i/bram_sum_0/inst/data[15]} {design_1_i/bram_sum_0/inst/data[16]} {design_1_i/bram_sum_0/inst/data[17]} {design_1_i/bram_sum_0/inst/data[18]} {design_1_i/bram_sum_0/inst/data[19]} {design_1_i/bram_sum_0/inst/data[20]} {design_1_i/bram_sum_0/inst/data[21]} {design_1_i/bram_sum_0/inst/data[22]} {design_1_i/bram_sum_0/inst/data[23]} {design_1_i/bram_sum_0/inst/data[24]} {design_1_i/bram_sum_0/inst/data[25]} {design_1_i/bram_sum_0/inst/data[26]} {design_1_i/bram_sum_0/inst/data[27]} {design_1_i/bram_sum_0/inst/data[28]} {design_1_i/bram_sum_0/inst/data[29]} {design_1_i/bram_sum_0/inst/data[30]} {design_1_i/bram_sum_0/inst/data[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
