#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 11:28:38 2020
# Process ID: 11620
# Current directory: E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1
# Command line: vivado.exe -log HDMI_display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source HDMI_display.tcl -notrace
# Log file: E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display.vdi
# Journal file: E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source HDMI_display.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/a_summer_xilinx/catmario_1/RGB2DVI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top HDMI_display -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/brick_dist_mem_gen_0/brick_dist_mem_gen_0.dcp' for cell 'video0/brick_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/catb_dist_mem_gen_0/catb_dist_mem_gen_0.dcp' for cell 'video0/cat_b_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/catg_dist_mem_gen_0/catg_dist_mem_gen_0.dcp' for cell 'video0/cat_g_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/catr_dist_mem_gen_0/catr_dist_mem_gen_0.dcp' for cell 'video0/cat_r_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/fail_dist_mem_gen_0/fail_dist_mem_gen_0.dcp' for cell 'video0/fail_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/hidden_dist_mem_gen_0/hidden_dist_mem_gen_0.dcp' for cell 'video0/hidden_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/monsterb_dist_mem_gen_0/monsterb_dist_mem_gen_0.dcp' for cell 'video0/monster_b_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/monsterg_dist_mem_gen_0/monsterg_dist_mem_gen_0.dcp' for cell 'video0/monster_g_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/monsterr_dist_mem_gen_0/monsterr_dist_mem_gen_0.dcp' for cell 'video0/monster_r_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/unknown_dist_mem_gen_0/unknown_dist_mem_gen_0.dcp' for cell 'video0/unknown_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/win_dist_mem_gen_0/win_dist_mem_gen_0.dcp' for cell 'video0/win_0'
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.242 ; gain = 393.422
Finished Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [E:/a_summer_xilinx/catmario_1/catmario_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/a_summer_xilinx/catmario_1/catmario_1.srcs/constrs_1/new/system.xdc]
Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [e:/a_summer_xilinx/catmario_1/catmario_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.242 ; gain = 706.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1062.242 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 18407d232

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1077.859 ; gain = 15.617

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15799cd5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1801a89f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a0dd1da8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/SerialClkIO
INFO: [Opt 31-194] Inserted BUFG clk_10/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clk_10/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: c3beb106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24f4f0cab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 212bda8f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1163.145 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f24f302d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1163.145 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f24f302d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1163.145 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f24f302d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.145 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f24f302d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1163.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_display_drc_opted.rpt -pb HDMI_display_drc_opted.pb -rpx HDMI_display_drc_opted.rpx
Command: report_drc -file HDMI_display_drc_opted.rpt -pb HDMI_display_drc_opted.pb -rpx HDMI_display_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1687b8027

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1163.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.145 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c17df7c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.488 . Memory (MB): peak = 1163.145 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c39086a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c39086a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1170.367 ; gain = 7.223
Phase 1 Placer Initialization | Checksum: c39086a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b72e6731

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell key2move0/mem_xy_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.367 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1170.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 145c02cfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223
Phase 2 Global Placement | Checksum: a7e6828a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a7e6828a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 95966fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 103317135

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 130478053

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: abb54446

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ffa63e8d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b37c5d51

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b648e62c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1881ff09b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.367 ; gain = 7.223
Phase 3 Detail Placement | Checksum: 1881ff09b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.367 ; gain = 7.223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176c7f194

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 176c7f194

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.730 ; gain = 12.586
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.160. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1934918dd

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586
Phase 4.1 Post Commit Optimization | Checksum: 1934918dd

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1934918dd

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1934918dd

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1175.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17b53be0f

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b53be0f

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586
Ending Placer Task | Checksum: 927332f8

Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1175.730 ; gain = 12.586
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1175.730 ; gain = 12.586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1175.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.313 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1186.570 ; gain = 10.840
INFO: [Common 17-1381] The checkpoint 'E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDMI_display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1186.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HDMI_display_utilization_placed.rpt -pb HDMI_display_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1186.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4134fddf ConstDB: 0 ShapeSum: 513e3519 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d0a2a3f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.020 ; gain = 42.449
Post Restoration Checksum: NetGraph: e2726260 NumContArr: ee304197 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d0a2a3f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.086 ; gain = 52.516

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d0a2a3f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.113 ; gain = 58.543

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d0a2a3f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.113 ; gain = 58.543
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2750c8799

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.145 ; gain = 60.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.028 | TNS=-79.727| WHS=-2.137 | THS=-84.128|

Phase 2 Router Initialization | Checksum: 1f4bbb8fe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 46825ab1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1699
 Number of Nodes with overlaps = 823
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.661 | TNS=-142.925| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0b6e47b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.516 | TNS=-125.816| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12d782b41

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.436 | TNS=-120.825| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2222574ab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.796 | TNS=-130.436| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16c1175a0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344
Phase 4 Rip-up And Reroute | Checksum: 16c1175a0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bb4269cd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.340 | TNS=-109.232| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ef38f64b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ef38f64b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344
Phase 5 Delay and Skew Optimization | Checksum: ef38f64b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f0fc817b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.315 | TNS=-108.155| WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3a55d90

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344
Phase 6 Post Hold Fix | Checksum: 1a3a55d90

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.67375 %
  Global Horizontal Routing Utilization  = 6.6917 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f37b3c1f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f37b3c1f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f5a9ac37

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1265.914 ; gain = 79.344

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.315 | TNS=-108.155| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f5a9ac37

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1265.914 ; gain = 79.344
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1265.914 ; gain = 79.344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1265.914 ; gain = 79.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1265.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1265.914 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1265.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_display_drc_routed.rpt -pb HDMI_display_drc_routed.pb -rpx HDMI_display_drc_routed.rpx
Command: report_drc -file HDMI_display_drc_routed.rpt -pb HDMI_display_drc_routed.pb -rpx HDMI_display_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_display_methodology_drc_routed.rpt -pb HDMI_display_methodology_drc_routed.pb -rpx HDMI_display_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_display_methodology_drc_routed.rpt -pb HDMI_display_methodology_drc_routed.pb -rpx HDMI_display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/a_summer_xilinx/catmario_1/catmario_1.runs/impl_1/HDMI_display_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDMI_display_power_routed.rpt -pb HDMI_display_power_summary_routed.pb -rpx HDMI_display_power_routed.rpx
Command: report_power -file HDMI_display_power_routed.rpt -pb HDMI_display_power_summary_routed.pb -rpx HDMI_display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_display_route_status.rpt -pb HDMI_display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_display_timing_summary_routed.rpt -pb HDMI_display_timing_summary_routed.pb -rpx HDMI_display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDMI_display_bus_skew_routed.rpt -pb HDMI_display_bus_skew_routed.pb -rpx HDMI_display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 11:31:28 2020...
