# compile vhdl design source files
vhdl xil_defaultlib  "../../../dft.srcs/sources_1/new/dft.vhd"
vhdl xil_defaultlib  "../../../dft.srcs/sim_1/new/dft_tb.vhd"

# Do not sort compile order
nosort
