// Seed: 2096736980
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    input  tri   id_4
);
  assign id_2 = id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri1 void id_2,
    input supply1 id_3
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1
    , id_4,
    input tri id_2
);
  tri1 id_5 = id_5 >= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2
  );
endmodule
