<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='47' type='138'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='542' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='943' c='_ZL20getFixupKindNumBytesj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1007' c='_ZL30getFixupKindContainerSizeBytesj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='46'>// 24-bit PC relative relocation for conditional branch instructions.</doc>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp' l='125' c='_ZNK12_GLOBAL__N_118ARMELFObjectWriter17GetRelocTypeInnerERKN4llvm7MCValueERKNS1_7MCFixupEbRNS1_9MCContextE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp' l='223' c='_ZNK12_GLOBAL__N_118ARMELFObjectWriter17GetRelocTypeInnerERKN4llvm7MCValueERKNS1_7MCFixupEbRNS1_9MCContextE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='755' u='r' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMachObjectWriter.cpp' l='93' c='_ZL24getARMFixupKindMachOInfojRjS_'/>
