Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:10:36 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.782        0.000                      0                  504        0.156        0.000                      0                  504        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.782        0.000                      0                  504        0.156        0.000                      0                  504        3.000        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 2.778ns (44.832%)  route 3.418ns (55.168%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.895     4.283    fsm3/out_reg[31]_0
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.326     4.609 f  fsm3/out[31]_i_5/O
                         net (fo=66, routed)          0.869     5.477    fsm3/out[31]_i_5_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.601 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.601    fsm3/out[3]_i_8__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.151 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.151    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.265 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.265    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.379 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.379    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.493 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.493    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.607 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.607    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.721    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.835 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.835    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.169 r  fsm3/out_reg[31]_i_3__1/O[1]
                         net (fo=1, routed)           0.000     7.169    fsm3/incr3_out[29]
    SLICE_X15Y49         FDRE                                         r  fsm3/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    fsm3/clk
    SLICE_X15Y49         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.205ns (21.131%)  route 4.498ns (78.869%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.844     6.676    x2_t0/out_reg[0]_1
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.205ns (21.131%)  route 4.498ns (78.869%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.844     6.676    x2_t0/out_reg[0]_1
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.205ns (21.131%)  route 4.498ns (78.869%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.844     6.676    x2_t0/out_reg[0]_1
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.205ns (21.131%)  route 4.498ns (78.869%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.844     6.676    x2_t0/out_reg[0]_1
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y45         FDRE                                         r  x2_t0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.757ns (44.645%)  route 3.418ns (55.355%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.895     4.283    fsm3/out_reg[31]_0
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.326     4.609 f  fsm3/out[31]_i_5/O
                         net (fo=66, routed)          0.869     5.477    fsm3/out[31]_i_5_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.601 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.601    fsm3/out[3]_i_8__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.151 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.151    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.265 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.265    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.379 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.379    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.493 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.493    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.607 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.607    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.721 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.721    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.835 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.835    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.148 r  fsm3/out_reg[31]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     7.148    fsm3/incr3_out[31]
    SLICE_X15Y49         FDRE                                         r  fsm3/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    fsm3/clk
    SLICE_X15Y49         FDRE                                         r  fsm3/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.092ns (33.788%)  route 4.100ns (66.212%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.895     4.283    fsm3/out_reg[31]_0
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.326     4.609 f  fsm3/out[31]_i_5/O
                         net (fo=66, routed)          0.869     5.477    fsm3/out[31]_i_5_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.601 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.601    fsm3/out[3]_i_8__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.181 r  fsm3/out_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.681     6.863    fsm3/incr3_out[2]
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.302     7.165 r  fsm3/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.165    fsm3/out[2]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  fsm3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    fsm3/clk
    SLICE_X16Y46         FDRE                                         r  fsm3/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.081     7.970    fsm3/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.205ns (21.347%)  route 4.440ns (78.653%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.786     6.618    x2_t0/out_reg[0]_1
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y46         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.205ns (21.347%)  route 4.440ns (78.653%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.786     6.618    x2_t0/out_reg[0]_1
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y46         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2_t0/out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.205ns (21.347%)  route 4.440ns (78.653%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.973     0.973    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.891     2.382    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     2.506 f  fsm6/out[31]_i_6__1/O
                         net (fo=9, routed)           0.763     3.269    fsm5/out_reg[0]_4
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.118     3.387 r  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.858     4.245    fsm3/out_reg[31]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.326     4.571 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=244, routed)         1.142     5.713    fsm2/incr2_left1
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.119     5.832 r  fsm2/out[31]_i_1/O
                         net (fo=32, routed)          0.786     6.618    x2_t0/out_reg[0]_1
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=224, unset)          0.924     7.924    x2_t0/clk
    SLICE_X33Y46         FDRE                                         r  x2_t0/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y46         FDRE (Setup_fdre_C_CE)      -0.413     7.476    x2_t0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    i0/clk
    SLICE_X31Y56         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/done_reg/Q
                         net (fo=7, routed)           0.111     0.663    fsm6/i0_done
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.708 r  fsm6/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    fsm6/out[0]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 j1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    j1/clk
    SLICE_X29Y51         FDRE                                         r  j1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/done_reg/Q
                         net (fo=4, routed)           0.109     0.660    fsm5/j1_done
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.705 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.705    fsm5/out[0]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    fsm5/clk
    SLICE_X28Y51         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X31Y57         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.083     0.621    i0/cond_computed0_out
    SLICE_X31Y57         LUT4 (Prop_lut4_I1_O)        0.099     0.720 r  i0/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.720    cond_stored0/out_reg[0]_0
    SLICE_X31Y57         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X31Y57         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    i0/clk
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.168     0.719    i0/i0_out[2]
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.042     0.761 r  i0/out[3]_i_3__6/O
                         net (fo=1, routed)           0.000     0.761    i0/out[3]_i_3__6_n_0
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    i0/clk
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    j1/clk
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.179     0.731    j1/j1_out[0]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.042     0.773 r  j1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.773    j1/out[1]_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    j1/clk
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    j1/clk
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.181     0.733    j1/j1_out[0]
    SLICE_X31Y51         LUT4 (Prop_lut4_I2_O)        0.043     0.776 r  j1/out[3]_i_3__3/O
                         net (fo=1, routed)           0.000     0.776    j1/out[3]_i_3__3_n_0
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    j1/clk
    SLICE_X31Y51         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          0.173     0.747    fsm6/fsm6_out[2]
    SLICE_X30Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.792 r  fsm6/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.792    fsm6/out[2]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    fsm6/clk
    SLICE_X30Y56         FDRE                                         r  fsm6/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm6/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    i1/clk
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i1/out_reg[0]/Q
                         net (fo=6, routed)           0.186     0.761    i1/i1_out[0]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.043     0.804 r  i1/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.804    i1/out[1]_i_1__2_n_0
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    i1/clk
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.131     0.563    i1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    i1/clk
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i1/out_reg[0]/Q
                         net (fo=6, routed)           0.186     0.761    i1/i1_out[0]
    SLICE_X30Y55         LUT4 (Prop_lut4_I2_O)        0.043     0.804 r  i1/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.804    i1/out[3]_i_3__5_n_0
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    i1/clk
    SLICE_X30Y55         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.131     0.563    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.410     0.410    i0/clk
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.168     0.719    i0/i0_out[2]
    SLICE_X33Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.764 r  i0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.764    i0/out[2]_i_1__2_n_0
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=224, unset)          0.432     0.432    i0/clk
    SLICE_X33Y56         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.091     0.523    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y57  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X27Y50  cond_computed1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y57  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y59  x1_t0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y61  x1_t0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y61  x1_t0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y62  x1_t0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y62  x1_t0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y62  x1_t0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y62  x1_t0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y57  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y50  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y57  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y59  x1_t0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y61  x1_t0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y61  x1_t0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y57  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y50  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y57  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y59  x1_t0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y61  x1_t0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y61  x1_t0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y62  x1_t0/out_reg[15]/C



