// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cos_lut_ap_fixed_8_6_5_3_0_s.h"
#include "sin_lut_ap_fixed_8_6_5_3_0_s.h"
#include "myproject_mac_muladd_6ns_8s_10ns_10_1_1.h"
#include "myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.h"
#include "myproject_ama_addmuladd_11s_9s_8s_12ns_12_1_1.h"
#include "myproject_mac_mul_sub_4s_9s_6s_12_1_1.h"
#include "myproject_am_addmul_8s_7s_12s_20_1_1.h"
#include "myproject_mul_mul_8s_14s_23_1_1.h"
#include "myproject_mul_mul_8s_22s_24_1_1.h"
#include "myproject_mul_mul_8s_18s_22_1_1.h"
#include "myproject_mac_muladd_8s_24s_19s_24_1_1.h"
#include "myproject_mac_muladd_8s_22s_17s_22_1_1.h"
#include "myproject_mac_muladd_4s_20s_15s_20_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<128> > x_V;
    sc_out< sc_lv<8> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<8> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<8> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<8> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<8> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240;
    cos_lut_ap_fixed_8_6_5_3_0_s* grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295;
    myproject_mac_muladd_6ns_8s_10ns_10_1_1<1,1,6,8,10,10>* myproject_mac_muladd_6ns_8s_10ns_10_1_1_U13;
    myproject_ama_addmulsub_3ns_9s_10ns_10_1_1<1,1,3,9,10,10>* myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U14;
    myproject_ama_addmuladd_11s_9s_8s_12ns_12_1_1<1,1,11,9,8,12,12>* myproject_ama_addmuladd_11s_9s_8s_12ns_12_1_1_U15;
    myproject_mac_mul_sub_4s_9s_6s_12_1_1<1,1,4,9,6,12>* myproject_mac_mul_sub_4s_9s_6s_12_1_1_U16;
    myproject_am_addmul_8s_7s_12s_20_1_1<1,1,8,7,12,20>* myproject_am_addmul_8s_7s_12s_20_1_1_U17;
    myproject_mul_mul_8s_14s_23_1_1<1,1,8,14,23>* myproject_mul_mul_8s_14s_23_1_1_U18;
    myproject_mul_mul_8s_22s_24_1_1<1,1,8,22,24>* myproject_mul_mul_8s_22s_24_1_1_U19;
    myproject_mul_mul_8s_18s_22_1_1<1,1,8,18,22>* myproject_mul_mul_8s_18s_22_1_1_U20;
    myproject_mac_muladd_8s_24s_19s_24_1_1<1,1,8,24,19,24>* myproject_mac_muladd_8s_24s_19s_24_1_1_U21;
    myproject_mac_muladd_8s_22s_17s_22_1_1<1,1,8,22,17,22>* myproject_mac_muladd_8s_22s_17s_22_1_1_U22;
    myproject_mac_muladd_4s_20s_15s_20_1_1<1,1,4,20,15,20>* myproject_mac_muladd_4s_20s_15s_20_1_1_U23;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<128> > x_V_preg;
    sc_signal< sc_lv<128> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > p_Val2_9_fu_300_p4;
    sc_signal< sc_lv<8> > p_Val2_9_reg_1101;
    sc_signal< sc_lv<8> > p_Val2_9_reg_1101_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_9_reg_1101_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Val2_9_reg_1101_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Val2_9_reg_1101_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_Val2_s_fu_310_p4;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1110;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1110_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1110_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1110_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1110_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_Val2_2_fu_337_p4;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1122;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1122_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_6_reg_1152;
    sc_signal< sc_lv<8> > p_Val2_6_reg_1152_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_s_reg_1163;
    sc_signal< sc_lv<7> > tmp_s_reg_1163_pp0_iter1_reg;
    sc_signal< sc_lv<8> > trunc_ln708_8_reg_1168;
    sc_signal< sc_lv<8> > trunc_ln708_4_reg_1183;
    sc_signal< sc_lv<8> > trunc_ln708_6_reg_1193;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_return;
    sc_signal< sc_lv<4> > p_Val2_s_26_reg_1208;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_return;
    sc_signal< sc_lv<4> > p_3_reg_1213;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_return;
    sc_signal< sc_lv<4> > p_Val2_4_reg_1218;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_return;
    sc_signal< sc_lv<4> > p_Val2_5_reg_1223;
    sc_signal< sc_lv<4> > p_Val2_5_reg_1223_pp0_iter5_reg;
    sc_signal< sc_lv<10> > sext_ln1118_1_fu_596_p1;
    sc_signal< sc_lv<10> > sext_ln1118_1_reg_1228;
    sc_signal< sc_lv<12> > grp_fu_1043_p3;
    sc_signal< sc_lv<12> > ret_V_4_reg_1238;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_return;
    sc_signal< sc_lv<4> > p_Val2_3_reg_1243;
    sc_signal< sc_lv<5> > ret_V_10_fu_680_p2;
    sc_signal< sc_lv<5> > ret_V_10_reg_1249;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_return;
    sc_signal< sc_lv<4> > p_1_reg_1254;
    sc_signal< sc_lv<4> > p_1_reg_1254_pp0_iter7_reg;
    sc_signal< sc_lv<4> > p_1_reg_1254_pp0_iter8_reg;
    sc_signal< sc_lv<20> > grp_fu_1051_p3;
    sc_signal< sc_lv<20> > mul_ln1192_reg_1259;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_return;
    sc_signal< sc_lv<4> > p_7_reg_1264;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_return;
    sc_signal< sc_lv<4> > p_8_reg_1269;
    sc_signal< sc_lv<4> > p_8_reg_1269_pp0_iter7_reg;
    sc_signal< sc_lv<23> > mul_ln1192_4_fu_1059_p2;
    sc_signal< sc_lv<23> > mul_ln1192_4_reg_1274;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_return;
    sc_signal< sc_lv<4> > p_2_reg_1279;
    sc_signal< sc_lv<10> > r_V_10_fu_794_p2;
    sc_signal< sc_lv<10> > r_V_10_reg_1284;
    sc_signal< sc_lv<8> > r_V_11_fu_804_p2;
    sc_signal< sc_lv<8> > r_V_11_reg_1289;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_return;
    sc_signal< sc_lv<4> > p_6_reg_1294;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_return;
    sc_signal< sc_lv<4> > p_10_reg_1299;
    sc_signal< sc_lv<4> > p_10_reg_1299_pp0_iter7_reg;
    sc_signal< sc_lv<20> > mul_ln1192_1_fu_813_p2;
    sc_signal< sc_lv<20> > mul_ln1192_1_reg_1304;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_return;
    sc_signal< sc_lv<4> > p_Val2_7_reg_1309;
    sc_signal< sc_lv<4> > p_Val2_7_reg_1309_pp0_iter8_reg;
    sc_signal< sc_lv<24> > mul_ln1192_5_fu_1065_p2;
    sc_signal< sc_lv<24> > mul_ln1192_5_reg_1314;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_return;
    sc_signal< sc_lv<4> > p_4_reg_1319;
    sc_signal< sc_lv<22> > mul_ln1192_7_fu_1071_p2;
    sc_signal< sc_lv<22> > mul_ln1192_7_reg_1324;
    sc_signal< sc_lv<20> > mul_ln1192_2_fu_866_p2;
    sc_signal< sc_lv<20> > mul_ln1192_2_reg_1329;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_return;
    sc_signal< sc_lv<4> > p_9_reg_1334;
    sc_signal< sc_lv<8> > trunc_ln708_7_reg_1339;
    sc_signal< sc_lv<8> > trunc_ln708_1_reg_1344;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_input_V;
    sc_signal< sc_lv<4> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_return;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call16;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call16;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call16;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call16;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call16;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call16;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call16;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call16;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call16;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call16;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp16;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_input_V;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call49;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call49;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call49;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call49;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call49;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call49;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call49;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call49;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call49;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call49;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp19;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_input_V;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call54;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call54;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call54;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call54;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call54;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call54;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call54;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call54;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call54;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call54;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp21;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call69;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call69;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call69;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call69;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call69;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call69;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call69;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call69;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call69;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call69;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp34;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_input_V;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call125;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call125;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call125;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call125;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call125;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call125;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call125;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call125;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call125;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call125;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp69;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_input_V;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call165;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call165;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call165;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call165;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call165;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call165;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call165;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call165;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call165;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call165;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp83;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_input_V;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call175;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call175;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call175;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call175;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call175;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call175;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call175;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call175;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call175;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call175;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp88;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call141;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call141;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call141;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call141;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call141;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call141;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call141;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call141;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call141;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp101;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call86;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call86;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call86;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call86;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call86;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call86;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call86;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call86;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call86;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call86;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp114;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call59;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call59;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call59;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call59;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call59;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call59;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call59;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call59;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call59;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call59;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp23;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call65;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call65;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call65;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call65;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call65;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call65;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call65;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call65;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call65;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call65;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp26;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call104;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call104;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call104;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call104;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call104;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call104;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call104;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call104;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call104;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call104;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp35;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call37;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call37;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call37;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call37;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call37;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call37;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call37;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call37;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call37;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call37;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp45;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call79;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call79;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call79;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call79;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call79;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call79;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call79;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call79;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call79;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call79;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp51;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call83;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call83;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call83;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call83;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call83;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call83;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call83;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call83;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call83;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call83;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp53;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call157;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call157;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call157;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call157;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call157;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call157;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call157;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call157;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call157;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call157;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp80;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call101;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call101;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call101;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call101;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call101;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call101;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call101;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call101;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call101;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call101;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp98;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call12;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call12;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call12;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call12;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call12;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call12;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call12;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call12;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call12;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call12;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp122;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_input_V;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call26;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call26;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call26;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call26;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call26;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call26;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call26;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call26;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call26;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call26;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp130;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > p_Val2_1_fu_320_p4;
    sc_signal< sc_lv<6> > trunc_ln708_2_fu_366_p4;
    sc_signal< sc_lv<10> > grp_fu_1014_p3;
    sc_signal< sc_lv<8> > sub_ln703_fu_423_p2;
    sc_signal< sc_lv<9> > lhs_V_fu_440_p1;
    sc_signal< sc_lv<9> > rhs_V_fu_443_p1;
    sc_signal< sc_lv<9> > ret_V_22_fu_446_p2;
    sc_signal< sc_lv<10> > grp_fu_1023_p3;
    sc_signal< sc_lv<10> > sext_ln1118_5_fu_472_p1;
    sc_signal< sc_lv<10> > shl_ln1_fu_475_p3;
    sc_signal< sc_lv<10> > add_ln1192_10_fu_482_p2;
    sc_signal< sc_lv<10> > ret_V_25_fu_488_p2;
    sc_signal< sc_lv<11> > shl_ln1118_5_fu_505_p3;
    sc_signal< sc_lv<9> > add_ln1192_12_fu_516_p2;
    sc_signal< sc_lv<12> > grp_fu_1032_p4;
    sc_signal< sc_lv<8> > r_V_22_fu_545_p1;
    sc_signal< sc_lv<10> > r_V_22_fu_545_p2;
    sc_signal< sc_lv<9> > add_ln1192_17_fu_562_p2;
    sc_signal< sc_lv<10> > sext_ln1118_fu_420_p1;
    sc_signal< sc_lv<10> > sext_ln1192_13_fu_568_p1;
    sc_signal< sc_lv<10> > add_ln1192_8_fu_572_p2;
    sc_signal< sc_lv<9> > shl_ln_fu_589_p3;
    sc_signal< sc_lv<9> > r_V_17_fu_600_p3;
    sc_signal< sc_lv<10> > sext_ln1192_fu_607_p1;
    sc_signal< sc_lv<10> > sub_ln1192_fu_611_p2;
    sc_signal< sc_lv<10> > ret_V_18_fu_617_p2;
    sc_signal< sc_lv<9> > r_V_fu_634_p1;
    sc_signal< sc_lv<9> > r_V_19_fu_637_p2;
    sc_signal< sc_lv<9> > sext_ln703_fu_643_p1;
    sc_signal< sc_lv<9> > ret_V_20_fu_646_p2;
    sc_signal< sc_lv<9> > ret_V_fu_652_p2;
    sc_signal< sc_lv<6> > tmp_6_fu_665_p3;
    sc_signal< sc_lv<5> > sext_ln1192_6_fu_676_p1;
    sc_signal< sc_lv<5> > sext_ln1253_fu_691_p1;
    sc_signal< sc_lv<4> > r_V_21_fu_703_p0;
    sc_signal< sc_lv<8> > sext_ln1116_1_fu_700_p1;
    sc_signal< sc_lv<4> > r_V_21_fu_703_p1;
    sc_signal< sc_lv<8> > r_V_21_fu_703_p2;
    sc_signal< sc_lv<5> > r_V_20_fu_694_p2;
    sc_signal< sc_lv<7> > tmp_7_fu_713_p3;
    sc_signal< sc_lv<5> > r_V_7_fu_731_p0;
    sc_signal< sc_lv<10> > sext_ln1118_3_fu_728_p1;
    sc_signal< sc_lv<5> > r_V_7_fu_731_p1;
    sc_signal< sc_lv<10> > r_V_7_fu_731_p2;
    sc_signal< sc_lv<11> > tmp_8_fu_737_p3;
    sc_signal< sc_lv<10> > r_V_16_fu_686_p2;
    sc_signal< sc_lv<12> > lhs_V_3_fu_749_p3;
    sc_signal< sc_lv<14> > sext_ln728_3_fu_757_p1;
    sc_signal< sc_lv<14> > sext_ln1118_4_fu_745_p1;
    sc_signal< sc_lv<14> > ret_V_24_fu_761_p2;
    sc_signal< sc_lv<14> > add_ln1192_fu_767_p2;
    sc_signal< sc_lv<5> > sext_ln1192_17_fu_781_p1;
    sc_signal< sc_lv<5> > ret_V_15_fu_784_p2;
    sc_signal< sc_lv<5> > r_V_10_fu_794_p0;
    sc_signal< sc_lv<10> > sext_ln1118_7_fu_790_p1;
    sc_signal< sc_lv<5> > r_V_10_fu_794_p1;
    sc_signal< sc_lv<4> > r_V_11_fu_804_p0;
    sc_signal< sc_lv<8> > sext_ln1116_4_fu_800_p1;
    sc_signal< sc_lv<4> > r_V_11_fu_804_p1;
    sc_signal< sc_lv<4> > mul_ln1192_1_fu_813_p0;
    sc_signal< sc_lv<4> > r_V_8_fu_824_p0;
    sc_signal< sc_lv<8> > sext_ln1116_2_fu_821_p1;
    sc_signal< sc_lv<4> > r_V_8_fu_824_p1;
    sc_signal< sc_lv<8> > r_V_8_fu_824_p2;
    sc_signal< sc_lv<8> > r_V_12_fu_840_p0;
    sc_signal< sc_lv<10> > r_V_12_fu_840_p1;
    sc_signal< sc_lv<4> > r_V_14_fu_849_p0;
    sc_signal< sc_lv<8> > sext_ln1116_5_fu_846_p1;
    sc_signal< sc_lv<4> > r_V_14_fu_849_p1;
    sc_signal< sc_lv<18> > r_V_12_fu_840_p2;
    sc_signal< sc_lv<8> > r_V_14_fu_849_p2;
    sc_signal< sc_lv<4> > mul_ln1192_2_fu_866_p0;
    sc_signal< sc_lv<4> > r_V_9_fu_874_p0;
    sc_signal< sc_lv<8> > sext_ln1116_3_fu_871_p1;
    sc_signal< sc_lv<4> > r_V_9_fu_874_p1;
    sc_signal< sc_lv<8> > r_V_9_fu_874_p2;
    sc_signal< sc_lv<24> > grp_fu_1077_p3;
    sc_signal< sc_lv<4> > r_V_15_fu_896_p0;
    sc_signal< sc_lv<8> > sext_ln1116_6_fu_893_p1;
    sc_signal< sc_lv<4> > r_V_15_fu_896_p1;
    sc_signal< sc_lv<8> > r_V_15_fu_896_p2;
    sc_signal< sc_lv<22> > grp_fu_1085_p3;
    sc_signal< sc_lv<8> > tmp_3_fu_915_p3;
    sc_signal< sc_lv<9> > sext_ln700_fu_923_p1;
    sc_signal< sc_lv<6> > tmp_4_fu_933_p3;
    sc_signal< sc_lv<9> > sub_ln700_fu_927_p2;
    sc_signal< sc_lv<9> > sext_ln700_3_fu_941_p1;
    sc_signal< sc_lv<9> > sub_ln700_1_fu_945_p2;
    sc_signal< sc_lv<4> > r_V_18_fu_958_p0;
    sc_signal< sc_lv<8> > sext_ln1116_fu_955_p1;
    sc_signal< sc_lv<4> > r_V_18_fu_958_p1;
    sc_signal< sc_lv<8> > r_V_18_fu_958_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_964_p3;
    sc_signal< sc_lv<11> > sext_ln700_4_fu_951_p1;
    sc_signal< sc_lv<11> > sext_ln728_fu_972_p1;
    sc_signal< sc_lv<11> > ret_V_19_fu_976_p2;
    sc_signal< sc_lv<7> > tmp_fu_982_p4;
    sc_signal< sc_lv<20> > grp_fu_1093_p3;
    sc_signal< sc_lv<6> > grp_fu_1014_p0;
    sc_signal< sc_lv<10> > grp_fu_1014_p2;
    sc_signal< sc_lv<3> > grp_fu_1023_p0;
    sc_signal< sc_lv<10> > grp_fu_1023_p2;
    sc_signal< sc_lv<12> > grp_fu_1032_p3;
    sc_signal< sc_lv<22> > mul_ln1192_5_fu_1065_p1;
    sc_signal< sc_lv<19> > grp_fu_1077_p2;
    sc_signal< sc_lv<17> > grp_fu_1085_p2;
    sc_signal< sc_lv<15> > grp_fu_1093_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to8;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<8> ap_const_lv8_FE;
    static const sc_lv<32> ap_const_lv32_7A;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<9> ap_const_lv9_44;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<14> ap_const_lv14_60;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<10> ap_const_lv10_13;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<24> ap_const_lv24_FC0000;
    static const sc_lv<22> ap_const_lv22_3F0000;
    static const sc_lv<20> ap_const_lv20_FC000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_10_fu_482_p2();
    void thread_add_ln1192_12_fu_516_p2();
    void thread_add_ln1192_17_fu_562_p2();
    void thread_add_ln1192_8_fu_572_p2();
    void thread_add_ln1192_fu_767_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp101();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp114();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp122();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp130();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp16();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp19();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp21();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp23();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp26();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp34();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp35();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp45();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp51();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp53();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp69();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp80();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp83();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp88();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp98();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call101();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call104();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call12();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call125();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call141();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call157();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call16();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call165();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call175();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call26();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call37();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call49();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call54();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call59();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call65();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call69();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call79();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call83();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call86();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call101();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call104();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call12();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call125();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call141();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call157();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call16();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call165();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call175();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call26();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call37();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call49();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call54();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call59();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call65();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call69();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call79();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call83();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call86();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call101();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call104();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call12();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call125();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call141();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call157();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call16();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call165();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call175();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call26();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call37();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call49();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call54();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call59();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call65();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call69();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call79();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call83();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call86();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call101();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call104();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call12();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call125();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call141();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call157();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call16();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call165();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call175();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call26();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call37();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call49();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call54();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call59();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call65();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call69();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call79();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call83();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call86();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call101();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call104();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call12();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call125();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call141();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call157();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call16();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call165();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call175();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call26();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call37();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call49();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call54();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call59();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call65();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call69();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call79();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call83();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call86();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call101();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call104();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call12();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call125();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call141();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call157();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call16();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call165();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call175();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call26();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call37();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call49();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call54();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call59();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call65();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call69();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call79();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call83();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call86();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call101();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call104();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call12();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call125();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call141();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call157();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call16();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call165();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call175();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call26();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call37();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call49();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call54();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call59();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call65();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call69();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call79();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call83();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call86();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call101();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call104();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call12();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call125();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call141();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call157();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call16();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call165();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call175();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call26();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call37();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call49();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call54();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call59();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call65();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call69();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call79();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call83();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call86();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call101();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call104();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call12();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call125();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call141();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call157();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call16();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call165();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call175();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call26();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call37();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call49();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call54();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call59();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call65();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call69();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call79();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call83();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call86();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call101();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call104();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call12();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call125();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call141();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call157();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call16();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call165();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call175();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call26();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call37();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call49();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call54();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call59();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call65();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call69();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call79();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call83();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call86();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to8();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_205_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_210_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_215_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_220_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_225_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_230_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_235_input_V();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_240_ap_ce();
    void thread_grp_cos_lut_ap_fixed_8_6_5_3_0_s_fu_245_ap_ce();
    void thread_grp_fu_1014_p0();
    void thread_grp_fu_1014_p2();
    void thread_grp_fu_1023_p0();
    void thread_grp_fu_1023_p2();
    void thread_grp_fu_1032_p3();
    void thread_grp_fu_1077_p2();
    void thread_grp_fu_1085_p2();
    void thread_grp_fu_1093_p2();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_250_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_255_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_260_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_265_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_270_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_275_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_280_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_285_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_290_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_295_input_V();
    void thread_lhs_V_3_fu_749_p3();
    void thread_lhs_V_fu_440_p1();
    void thread_mul_ln1192_1_fu_813_p0();
    void thread_mul_ln1192_1_fu_813_p2();
    void thread_mul_ln1192_2_fu_866_p0();
    void thread_mul_ln1192_2_fu_866_p2();
    void thread_mul_ln1192_5_fu_1065_p1();
    void thread_p_Val2_1_fu_320_p4();
    void thread_p_Val2_2_fu_337_p4();
    void thread_p_Val2_9_fu_300_p4();
    void thread_p_Val2_s_fu_310_p4();
    void thread_r_V_10_fu_794_p0();
    void thread_r_V_10_fu_794_p1();
    void thread_r_V_10_fu_794_p2();
    void thread_r_V_11_fu_804_p0();
    void thread_r_V_11_fu_804_p1();
    void thread_r_V_11_fu_804_p2();
    void thread_r_V_12_fu_840_p0();
    void thread_r_V_12_fu_840_p1();
    void thread_r_V_12_fu_840_p2();
    void thread_r_V_14_fu_849_p0();
    void thread_r_V_14_fu_849_p1();
    void thread_r_V_14_fu_849_p2();
    void thread_r_V_15_fu_896_p0();
    void thread_r_V_15_fu_896_p1();
    void thread_r_V_15_fu_896_p2();
    void thread_r_V_16_fu_686_p2();
    void thread_r_V_17_fu_600_p3();
    void thread_r_V_18_fu_958_p0();
    void thread_r_V_18_fu_958_p1();
    void thread_r_V_18_fu_958_p2();
    void thread_r_V_19_fu_637_p2();
    void thread_r_V_20_fu_694_p2();
    void thread_r_V_21_fu_703_p0();
    void thread_r_V_21_fu_703_p1();
    void thread_r_V_21_fu_703_p2();
    void thread_r_V_22_fu_545_p1();
    void thread_r_V_22_fu_545_p2();
    void thread_r_V_7_fu_731_p0();
    void thread_r_V_7_fu_731_p1();
    void thread_r_V_7_fu_731_p2();
    void thread_r_V_8_fu_824_p0();
    void thread_r_V_8_fu_824_p1();
    void thread_r_V_8_fu_824_p2();
    void thread_r_V_9_fu_874_p0();
    void thread_r_V_9_fu_874_p1();
    void thread_r_V_9_fu_874_p2();
    void thread_r_V_fu_634_p1();
    void thread_ret_V_10_fu_680_p2();
    void thread_ret_V_15_fu_784_p2();
    void thread_ret_V_18_fu_617_p2();
    void thread_ret_V_19_fu_976_p2();
    void thread_ret_V_20_fu_646_p2();
    void thread_ret_V_22_fu_446_p2();
    void thread_ret_V_24_fu_761_p2();
    void thread_ret_V_25_fu_488_p2();
    void thread_ret_V_fu_652_p2();
    void thread_rhs_V_fu_443_p1();
    void thread_sext_ln1116_1_fu_700_p1();
    void thread_sext_ln1116_2_fu_821_p1();
    void thread_sext_ln1116_3_fu_871_p1();
    void thread_sext_ln1116_4_fu_800_p1();
    void thread_sext_ln1116_5_fu_846_p1();
    void thread_sext_ln1116_6_fu_893_p1();
    void thread_sext_ln1116_fu_955_p1();
    void thread_sext_ln1118_1_fu_596_p1();
    void thread_sext_ln1118_3_fu_728_p1();
    void thread_sext_ln1118_4_fu_745_p1();
    void thread_sext_ln1118_5_fu_472_p1();
    void thread_sext_ln1118_7_fu_790_p1();
    void thread_sext_ln1118_fu_420_p1();
    void thread_sext_ln1192_13_fu_568_p1();
    void thread_sext_ln1192_17_fu_781_p1();
    void thread_sext_ln1192_6_fu_676_p1();
    void thread_sext_ln1192_fu_607_p1();
    void thread_sext_ln1253_fu_691_p1();
    void thread_sext_ln700_3_fu_941_p1();
    void thread_sext_ln700_4_fu_951_p1();
    void thread_sext_ln700_fu_923_p1();
    void thread_sext_ln703_fu_643_p1();
    void thread_sext_ln728_3_fu_757_p1();
    void thread_sext_ln728_fu_972_p1();
    void thread_shl_ln1118_5_fu_505_p3();
    void thread_shl_ln1_fu_475_p3();
    void thread_shl_ln_fu_589_p3();
    void thread_sub_ln1192_fu_611_p2();
    void thread_sub_ln700_1_fu_945_p2();
    void thread_sub_ln700_fu_927_p2();
    void thread_sub_ln703_fu_423_p2();
    void thread_tmp_3_fu_915_p3();
    void thread_tmp_4_fu_933_p3();
    void thread_tmp_5_fu_964_p3();
    void thread_tmp_6_fu_665_p3();
    void thread_tmp_7_fu_713_p3();
    void thread_tmp_8_fu_737_p3();
    void thread_tmp_fu_982_p4();
    void thread_trunc_ln708_2_fu_366_p4();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
