TimeQuest Timing Analyzer report for vhdl
Thu Nov 02 21:47:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vhdl                                                              ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX15BF14C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; Clock Name                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; clk                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                               ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_8bit:u0|counter_4bit:counter_4bit_inst1|c } ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 602.77 MHz ; 500.0 MHz       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; limit due to minimum period restriction (tmin)                ;
; 801.28 MHz ; 250.0 MHz       ; clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -0.659 ; -1.338        ;
; clk                                               ; -0.248 ; -0.655        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.355 ; 0.000         ;
; clk                                               ; 0.356 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -3.000 ; -8.000        ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.000 ; -5.000        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                          ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.659 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.589      ;
; -0.619 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.549      ;
; -0.532 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.462      ;
; -0.506 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.436      ;
; -0.386 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.316      ;
; -0.376 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 1.306      ;
; -0.060 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.990      ;
; -0.059 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.989      ;
; 0.073  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.857      ;
; 0.075  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.855      ;
; 0.271  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.659      ;
; 0.271  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.065     ; 0.659      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                             ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.248 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.064     ; 1.179      ;
; -0.224 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.064     ; 1.155      ;
; -0.222 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.064     ; 1.153      ;
; -0.190 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.064     ; 1.121      ;
; -0.183 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.064     ; 1.114      ;
; -0.122 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.064     ; 1.053      ;
; -0.120 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.064     ; 1.051      ;
; -0.028 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.064     ; 0.959      ;
; 0.069  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.862      ;
; 0.191  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.740      ;
; 0.272  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.064     ; 0.659      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.355 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.577      ;
; 0.358 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.580      ;
; 0.545 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.767      ;
; 0.546 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.768      ;
; 0.590 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.812      ;
; 0.600 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.822      ;
; 0.696 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.918      ;
; 0.706 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 0.928      ;
; 0.823 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 1.045      ;
; 0.832 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 1.054      ;
; 0.900 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 1.122      ;
; 0.975 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.065      ; 1.197      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.580      ;
; 0.409 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.630      ;
; 0.543 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.764      ;
; 0.593 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.814      ;
; 0.621 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.842      ;
; 0.701 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.922      ;
; 0.726 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.947      ;
; 0.734 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.955      ;
; 0.789 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.010      ;
; 0.791 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.064      ; 1.012      ;
; 0.792 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.064      ; 1.013      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                            ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                            ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; updown    ; clk                                               ; 2.587 ; 3.062 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.072 ; 3.472 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; updown    ; clk                                               ; -1.791 ; -2.232 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.933 ; -2.374 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 6.891 ; 6.860 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 6.167 ; 6.074 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 5.847 ; 5.763 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 6.470 ; 6.379 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 6.891 ; 6.860 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.119 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.794 ; 5.724 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 6.047 ; 5.962 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 6.047 ; 5.962 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.775 ; 5.687 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.810 ; 5.723 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.934 ; 5.840 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 4.093 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 5.659 ; 5.574 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 5.970 ; 5.876 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 5.659 ; 5.574 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 6.260 ; 6.168 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 6.695 ; 6.663 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.021 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.589 ; 5.518 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.571 ; 5.482 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.832 ; 5.746 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.571 ; 5.482 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.605 ; 5.517 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.719 ; 5.625 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 3.995 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 675.68 MHz ; 500.0 MHz       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; limit due to minimum period restriction (tmin)                ;
; 904.16 MHz ; 250.0 MHz       ; clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -0.480 ; -0.921        ;
; clk                                               ; -0.106 ; -0.258        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk                                               ; 0.310 ; 0.000         ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.310 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -3.000 ; -8.000        ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.000 ; -5.000        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                           ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.480 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.418      ;
; -0.441 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.379      ;
; -0.369 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.307      ;
; -0.353 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.291      ;
; -0.242 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.180      ;
; -0.225 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 1.163      ;
; 0.056  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.882      ;
; 0.062  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.876      ;
; 0.169  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.769      ;
; 0.170  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.768      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.057     ; 0.583      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.106 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.057     ; 1.044      ;
; -0.097 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.057     ; 1.035      ;
; -0.096 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.057     ; 1.034      ;
; -0.062 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.057     ; 1.000      ;
; -0.055 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.993      ;
; -0.005 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.057     ; 0.943      ;
; -0.003 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.941      ;
; 0.084  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.057     ; 0.854      ;
; 0.166  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.772      ;
; 0.273  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.665      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.057     ; 0.583      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.519      ;
; 0.366 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.567      ;
; 0.491 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.692      ;
; 0.536 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.057      ; 0.737      ;
; 0.559 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.057      ; 0.760      ;
; 0.627 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.828      ;
; 0.661 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.862      ;
; 0.670 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.057      ; 0.871      ;
; 0.705 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.906      ;
; 0.710 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.057      ; 0.911      ;
; 0.722 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 0.923      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.519      ;
; 0.494 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.695      ;
; 0.495 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.696      ;
; 0.534 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.735      ;
; 0.539 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.740      ;
; 0.621 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.822      ;
; 0.635 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.836      ;
; 0.736 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.937      ;
; 0.750 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 0.951      ;
; 0.810 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 1.011      ;
; 0.874 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.057      ; 1.075      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                            ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                            ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.239  ; 0.455        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.361  ; 0.545        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.361  ; 0.545        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.361  ; 0.545        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.361  ; 0.545        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.361  ; 0.545        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; updown    ; clk                                               ; 2.250 ; 2.609 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 2.691 ; 2.996 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; updown    ; clk                                               ; -1.538 ; -1.866 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.685 ; -2.013 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 6.135 ; 6.086 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 5.543 ; 5.408 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 5.229 ; 5.135 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 5.815 ; 5.677 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 6.135 ; 6.086 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.630 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.178 ; 5.079 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.414 ; 5.292 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.414 ; 5.292 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.170 ; 5.043 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.204 ; 5.076 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.285 ; 5.186 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 3.585 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 5.057 ; 4.965 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 5.363 ; 5.229 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 5.057 ; 4.965 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 5.624 ; 5.487 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 5.956 ; 5.908 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.540 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.994 ; 4.894 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.985 ; 4.859 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.219 ; 5.098 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.985 ; 4.859 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.019 ; 4.891 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.091 ; 4.994 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 3.495 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.080 ; 0.000         ;
; clk                                               ; 0.292 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk                                               ; 0.186 ; 0.000         ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -3.000 ; -8.135        ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.000 ; -5.000        ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.080 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.870      ;
; 0.088 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.862      ;
; 0.144 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.806      ;
; 0.170 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.780      ;
; 0.228 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.722      ;
; 0.235 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.715      ;
; 0.408 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.542      ;
; 0.408 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.542      ;
; 0.478 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.472      ;
; 0.479 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.471      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.000        ; -0.037     ; 0.359      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.292 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.658      ;
; 0.319 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.037     ; 0.631      ;
; 0.320 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.630      ;
; 0.330 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.037     ; 0.620      ;
; 0.337 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.613      ;
; 0.375 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.575      ;
; 0.378 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.037     ; 0.572      ;
; 0.422 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 1.000        ; -0.037     ; 0.528      ;
; 0.473 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.477      ;
; 0.544 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.406      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.220 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.341      ;
; 0.284 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.405      ;
; 0.320 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.328 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.449      ;
; 0.370 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.491      ;
; 0.384 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.505      ;
; 0.391 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.512      ;
; 0.419 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.540      ;
; 0.419 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.540      ;
; 0.426 ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.547      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.314      ;
; 0.285 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.407      ;
; 0.318 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.442      ;
; 0.374 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.495      ;
; 0.383 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.504      ;
; 0.446 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.567      ;
; 0.452 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.573      ;
; 0.483 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.604      ;
; 0.529 ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 0.000        ; 0.037      ; 0.650      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                            ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                            ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c      ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[0] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[1] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[2] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|reg[3] ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|c|clk                            ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[0]|clk                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[1]|clk                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[2]|clk                       ;
; 0.847  ; 0.847        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u0|counter_4bit_inst1|reg[3]|clk                       ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                              ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter_8bit:u0|counter_4bit:counter_4bit_inst1|c'                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|c      ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[0] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[1] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[2] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst2|reg[3] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c|q                              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|c|clk                            ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[0]|clk                       ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[1]|clk                       ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[2]|clk                       ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst2|reg[3]|clk                       ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|inclk[0]               ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; Rise       ; u0|counter_4bit_inst1|c~clkctrl|outclk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; updown    ; clk                                               ; 1.440 ; 2.060 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 1.716 ; 2.286 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; updown    ; clk                                               ; -0.996 ; -1.589 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.081 ; -1.674 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 4.145 ; 4.197 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 3.578 ; 3.628 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 3.406 ; 3.427 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 3.733 ; 3.802 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 4.145 ; 4.197 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 2.561 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.383 ; 3.426 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.519 ; 3.569 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.519 ; 3.569 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.361 ; 3.396 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.383 ; 3.422 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.443 ; 3.477 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 2.602 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 3.293 ; 3.313 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 3.460 ; 3.508 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 3.293 ; 3.313 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 3.608 ; 3.674 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 4.027 ; 4.077 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 2.501 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.261 ; 3.303 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.240 ; 3.274 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.392 ; 3.440 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.240 ; 3.274 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.263 ; 3.299 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.317 ; 3.349 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 2.540 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.659 ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk                                               ; -0.248 ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -0.659 ; 0.186 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                    ; -1.993 ; 0.0   ; 0.0      ; 0.0     ; -13.135             ;
;  clk                                               ; -0.655 ; 0.000 ; N/A      ; N/A     ; -8.135              ;
;  counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.338 ; 0.000 ; N/A      ; N/A     ; -5.000              ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; updown    ; clk                                               ; 2.587 ; 3.062 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.072 ; 3.472 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; updown    ; clk                                               ; -0.996 ; -1.589 ; Rise       ; clk                                               ;
; updown    ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; -1.081 ; -1.674 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 6.891 ; 6.860 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 6.167 ; 6.074 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 5.847 ; 5.763 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 6.470 ; 6.379 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 6.891 ; 6.860 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 4.119 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.794 ; 5.724 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 6.047 ; 5.962 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 6.047 ; 5.962 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.775 ; 5.687 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.810 ; 5.723 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 5.934 ; 5.840 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 4.093 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; s[*]      ; clk                                               ; 3.293 ; 3.313 ; Rise       ; clk                                               ;
;  s[0]     ; clk                                               ; 3.460 ; 3.508 ; Rise       ; clk                                               ;
;  s[1]     ; clk                                               ; 3.293 ; 3.313 ; Rise       ; clk                                               ;
;  s[2]     ; clk                                               ; 3.608 ; 3.674 ; Rise       ; clk                                               ;
;  s[3]     ; clk                                               ; 4.027 ; 4.077 ; Rise       ; clk                                               ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 2.501 ;       ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co2       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.261 ; 3.303 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; s[*]      ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.240 ; 3.274 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[4]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.392 ; 3.440 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[5]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.240 ; 3.274 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[6]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.263 ; 3.299 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
;  s[7]     ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 3.317 ; 3.349 ; Rise       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
; co1       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;       ; 2.540 ; Fall       ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; s[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; co1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; co2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; updown         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; co1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; co2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; co1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; co2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; co1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; co2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 15       ; 0        ; 0        ; 0        ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 20       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 15       ; 0        ; 0        ; 0        ;
; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; counter_8bit:u0|counter_4bit:counter_4bit_inst1|c ; 20       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 02 21:47:50 2023
Info: Command: quartus_sta vhdl -c vhdl
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vhdl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name counter_8bit:u0|counter_4bit:counter_4bit_inst1|c counter_8bit:u0|counter_4bit:counter_4bit_inst1|c
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.659
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.659        -1.338 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
    Info (332119):    -0.248        -0.655 clk 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
    Info (332119):     0.356         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.000 clk 
    Info (332119):    -1.000        -5.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.480
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.480        -0.921 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
    Info (332119):    -0.106        -0.258 clk 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.310         0.000 clk 
    Info (332119):     0.310         0.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.000 clk 
    Info (332119):    -1.000        -5.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.080         0.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
    Info (332119):     0.292         0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
    Info (332119):     0.186         0.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.135 clk 
    Info (332119):    -1.000        -5.000 counter_8bit:u0|counter_4bit:counter_4bit_inst1|c 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4612 megabytes
    Info: Processing ended: Thu Nov 02 21:47:52 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


