Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Fri Jan 14 15:22:58 2022
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.42.2.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz 28160KB) (16247588KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {main.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {main_seq-behaviour.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {main_xtoa.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {main_ytob.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {buffer.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {main-behaviour.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {main_seq_SYN.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {main_xtoa_SYN.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {main_ytob_SYN.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {register_a_structural_cfg.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {main_ytob_synthesised_cfg.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {main_xtoa_synthesised_cfg.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {main_seq_synthesised_cfg.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {main_behaviour_cfg.vhd}
@file(syn2.tcl) 28: elaborate main_behaviour_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'main' from file '../../../VHDL/main.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'main'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synthesised' for entity 'main_seq'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synthesised' for entity 'main_xtoa'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synthesised' for entity 'main_ytob'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'register_a'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'main'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             14                                      elaborate
@file(syn2.tcl) 33: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 34: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 35: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 36: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 37: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 40: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'main' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'main'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'main'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'main'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'main' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'main' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   892 ps
Target path end-point (Pin: Ob/int_a_out_reg[11]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 8796        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               892    22523             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   594 ps
Target path end-point (Pin: Ob/int_a_out_reg[11]/D (DFQD2BWP7T/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                8489        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               594    22504             30000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'main'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'main' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  8489        0         0         0        0
 const_prop                 8489        0         0         0        0
 simp_cc_inputs             8489        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8489        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   8489        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   8489        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  8489        0         0         0        0
 rem_inv_qb                 8383        0         0         0        0
 gate_comp                  8375        0         0         0        0
 glob_area                  8372        0         0         0        0
 area_down                  8368        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv        24  (        0 /        0 )  0.04
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        24  (        2 /        2 )  0.04
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        29  (        2 /        2 )  0.12
       gcomp_mog         7  (        0 /        0 )  0.05
       glob_area        28  (        1 /       28 )  0.01
       area_down        10  (        2 /        2 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        24  (        0 /        0 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8368        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   8368        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  8368        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        24  (        0 /        0 )  0.03
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        27  (        0 /        0 )  0.11
       gcomp_mog         7  (        0 /        0 )  0.05
       glob_area        28  (        0 /       28 )  0.01
       area_down         8  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'main'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             8              6            0.0 ps        22486.5 ps  synthesize
@file(syn2.tcl) 45: ungroup -all -flat
@file(syn2.tcl) 46: insert_tiehilo_cells
  Setting attribute of design 'main': 'pias_in_map' = false
@file(syn2.tcl) 47: write_hdl -mapped > ../out/main.v
@file(syn2.tcl) 48: write_sdf > ../out/main.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 49: write_sdc > ../out/main.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 51: report timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 14 2022  03:23:18 pm
  Module:                 main
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (22486 ps) Setup Check with Pin Ob_int_a_out_reg[11]/CP->D
          Group: clk
     Startpoint: (R) I2S_K2_count_reg_0/CP
          Clock: (R) clk
       Endpoint: (R) Ob_int_a_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   30000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000            0     
                                              
             Setup:-      94                  
     Required Time:=   29906                  
      Launch Clock:-       0                  
         Data Path:-    7419                  
             Slack:=   22486                  

#--------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  I2S_K2_count_reg_0/CP  -       -      R     (arrival)          56    -     0     -       0 
  I2S_K2_count_reg_0/Q   -       CP->Q  F     DFD1BWP7T          10 33.8   166   471     471 
  I2S_g1282/ZN           -       A1->ZN R     NR2XD0BWP7T         3  8.4   205   159     630 
  I2S_g1276/ZN           -       A1->ZN R     INR2XD0BWP7T        3  8.4   203   233     863 
  I2S_g1274/ZN           -       A1->ZN R     INR2XD0BWP7T        3  8.4   203   233    1096 
  I2S_g1272/ZN           -       A1->ZN R     INR2XD0BWP7T        3  8.4   203   233    1329 
  I2S_g1270/ZN           -       A1->ZN R     INR2XD0BWP7T        3  8.4   203   233    1562 
  I2S_g1267/ZN           -       B1->ZN R     MOAI22D0BWP7T       2  6.8   332   262    1824 
  S2Y_g2445/ZN           -       A1->ZN F     NR2D1BWP7T          4 11.2   113   105    1929 
  S2Y_g2444/ZN           -       B->ZN  R     AOI21D0BWP7T        3 12.9   568   408    2337 
  S2Y_g2431/CO           -       A->CO  R     FA1D0BWP7T          1  4.3   130   594    2931 
  S2Y_g2427/CO           -       CI->CO R     FA1D0BWP7T          3 13.8   272   324    3256 
  S2Y_g2423/ZN           -       A->ZN  F     MAOI222D1BWP7T      1  2.6   185   150    3406 
  S2Y_g2421/ZN           -       B->ZN  R     AOI21D0BWP7T        2  5.3   324   285    3691 
  S2Y_g2417/ZN           -       B1->ZN R     MAOI22D0BWP7T       6 17.5   713   574    4265 
  S2Y_g2414/ZN           -       A1->ZN R     IND2D1BWP7T         4 10.4   204   247    4512 
  S2Y_g2409/ZN           -       B->ZN  F     OAI21D0BWP7T        2  5.8   316   154    4666 
  S2Y_g2406/ZN           -       A1->ZN R     OAI22D0BWP7T        2  6.3   484   274    4940 
  S2Y_g2397/ZN           -       A1->ZN F     OAI22D0BWP7T        2  7.7   301   210    5150 
  S2Y_g2384/Z            -       A1->Z  F     AO21D0BWP7T         1  9.3   140   317    5468 
  S2Y_g2382/CO           -       B->CO  F     HA1D0BWP7T          2  8.8   106   217    5684 
  S2Y_g2380/ZN           -       A1->ZN R     AOI22D0BWP7T        2  9.0   487   296    5980 
  S2Y_g2378/ZN           -       A1->ZN F     MOAI22D0BWP7T       2  8.8   218   198    6177 
  S2Y_g2376/ZN           -       A1->ZN R     AOI22D0BWP7T        2  9.0   487   321    6498 
  S2Y_g2374/ZN           -       A1->ZN F     MOAI22D0BWP7T       2  8.8   218   197    6695 
  S2Y_g2372/ZN           -       A1->ZN R     AOI22D0BWP7T        2  5.3   368   253    6948 
  S2Y_g2371/ZN           -       B1->ZN R     MOAI22D0BWP7T       1  2.8   209   250    7198 
  Ob_g416/Z              -       A1->Z  R     AO22D0BWP7T         1  4.2   141   221    7419 
  Ob_int_a_out_reg[11]/D <<<     -      R     DFD1BWP7T           1    -     -     0    7419 
#--------------------------------------------------------------------------------------------

@file(syn2.tcl) 52: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 14 2022  03:23:19 pm
  Module:                 main
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                    
     Gate       Instances    Area        Library      
------------------------------------------------------
AN2D4BWP7T              1    26.342    tcb018gbwp7twc 
AN3D0BWP7T              1    13.171    tcb018gbwp7twc 
AO211D0BWP7T            2    30.733    tcb018gbwp7twc 
AO21D0BWP7T             5    65.856    tcb018gbwp7twc 
AO22D0BWP7T            25   439.040    tcb018gbwp7twc 
AOI211XD0BWP7T          1    13.171    tcb018gbwp7twc 
AOI21D0BWP7T            8    87.808    tcb018gbwp7twc 
AOI22D0BWP7T           20   263.424    tcb018gbwp7twc 
AOI31D0BWP7T            2    26.342    tcb018gbwp7twc 
AOI32D1BWP7T            1    17.562    tcb018gbwp7twc 
CKAN2D1BWP7T            1    10.976    tcb018gbwp7twc 
CKAN2D4BWP7T            1    26.342    tcb018gbwp7twc 
CKND2D1BWP7T            1     8.781    tcb018gbwp7twc 
CKXOR2D1BWP7T          27   533.434    tcb018gbwp7twc 
DFD1BWP7T              33  1448.832    tcb018gbwp7twc 
DFKCNQD1BWP7T           1    43.904    tcb018gbwp7twc 
DFQD0BWP7T              1    41.709    tcb018gbwp7twc 
DFQD1BWP7T             21   875.885    tcb018gbwp7twc 
FA1D0BWP7T              9   454.406    tcb018gbwp7twc 
HA1D0BWP7T              4   131.712    tcb018gbwp7twc 
IINR4D0BWP7T            1    19.757    tcb018gbwp7twc 
IND2D1BWP7T            23   252.448    tcb018gbwp7twc 
IND3D1BWP7T             1    13.171    tcb018gbwp7twc 
IND4D0BWP7T             2    30.733    tcb018gbwp7twc 
INR2D1BWP7T             2    21.952    tcb018gbwp7twc 
INR2XD0BWP7T           12   131.712    tcb018gbwp7twc 
INR3D0BWP7T             3    46.099    tcb018gbwp7twc 
INVD0BWP7T              9    59.270    tcb018gbwp7twc 
INVD1BWP7T             15    98.784    tcb018gbwp7twc 
INVD4BWP7T             24   368.794    tcb018gbwp7twc 
IOA21D0BWP7T            7    92.198    tcb018gbwp7twc 
IOA21D1BWP7T           12   158.054    tcb018gbwp7twc 
MAOI222D1BWP7T          3    52.685    tcb018gbwp7twc 
MAOI22D0BWP7T          27   414.893    tcb018gbwp7twc 
MOAI22D0BWP7T          32   491.725    tcb018gbwp7twc 
ND2D0BWP7T              4    35.123    tcb018gbwp7twc 
ND2D1BWP7T             29   254.643    tcb018gbwp7twc 
ND3D0BWP7T              1    10.976    tcb018gbwp7twc 
NR2D0BWP7T              1     8.781    tcb018gbwp7twc 
NR2D1BWP7T              6    52.685    tcb018gbwp7twc 
NR2XD0BWP7T            10    87.808    tcb018gbwp7twc 
NR3D0BWP7T              1    10.976    tcb018gbwp7twc 
NR4D0BWP7T              4    52.685    tcb018gbwp7twc 
OA22D0BWP7T             1    17.562    tcb018gbwp7twc 
OA32D1BWP7T             1    21.952    tcb018gbwp7twc 
OAI211D1BWP7T           3    39.514    tcb018gbwp7twc 
OAI21D0BWP7T           15   164.640    tcb018gbwp7twc 
OAI22D0BWP7T           29   381.965    tcb018gbwp7twc 
OAI31D0BWP7T           22   289.766    tcb018gbwp7twc 
OR2D1BWP7T              1    10.976    tcb018gbwp7twc 
OR4D1BWP7T              1    17.562    tcb018gbwp7twc 
XNR2D1BWP7T             5    98.784    tcb018gbwp7twc 
------------------------------------------------------
total                 472  8368.102                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            56 2410.330   28.8 
inverter              48  526.848    6.3 
logic                368 5430.925   64.9 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                472 8368.102  100.0 

@file(syn2.tcl) 54: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 1558 days old.
Normal exit.
