// Seed: 1516945006
module module_0;
  id_1 :
  assert property (@(negedge 1) id_1)
  else $display(id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_12 = id_8;
  tri1  id_13 = 1;
  module_0 modCall_1 ();
  wire id_14, id_15;
  assign id_3 = id_8;
  wire id_16;
  assign id_3 = 1;
endmodule
