# **NYCU 2022 Fall - VLSI Lab**
*  **Lab1:** 1-bit CMOS FA Hspice Pre-sim
  ![image](image/Lab1.png)

*  **Lab2:** 1-bit FA with stdcell layout
  ![image](image/Lab2.png)

*  **Lab3:** 4-bit FA with DFF
  ![image](image/Lab3.png)

*  **Lab4:** Logic Synthesis on adder/multiplier
  ![image](image/Lab4.png)

*  **Lab5:** 6-bit MAC using Booth encoding & Parallel Prefix adder 
  ![image](image/Lab5.png)

*  **Final:** 6-bit MAC with 3-stage pipeline
  ![image](image/Final.png)


