// Seed: 3172784404
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  id_3(
      id_2 - id_3
  );
  wire id_4;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  logic id_2
);
  initial id_0 <= id_2;
  wire id_4;
  module_0 modCall_1 (id_4);
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_13;
  assign id_3 = 1;
  genvar id_14;
  assign id_13 = -1;
  module_0 modCall_1 (id_8);
  wire id_15;
  assign id_9 = -1 - 1;
endmodule
