<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.1 (64-bit)              -->
<!-- SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021  -->
<!--                                                         -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.   -->
<!-- Jun 10 2021                                             -->
<!--                                                         -->
<!-- This file is generated by the software with the Tcl write_mem_info command. -->
<!-- Do not edit this file.                                                      -->

<MemInfoSimulation Version="1" Minor="1">
  <Processor Endianness="Little" InstPath="bd/design_1_i/microblaze_0">
    <AddressSpace Name="bd_design_1_i_microblaze_0.bd_design_1_i_microblaze_0_local_memory_lmb_bram_32K_2_ADDR_SPACE" ECC="NONE" Begin="0" End="32767">
      <BusBlock>
        <BitLane MemType="microblaze_0_local_memory_lmb_bram_32K_2_MEM_DEVICE" MemType_DataWidth="32" MemType_AddressDepth="32767">
          <DataWidth MSB="31" LSB="0"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
          <MemFile Name="design_1_lmb_bram_0.mem"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
    <AddressSpace Name="bd_design_1_i_microblaze_0.bd_design_1_i_axi_bram_ctrl_0_bram_256K_1_ADDR_SPACE" ECC="NONE" Begin="1073741824" End="1074003967">
      <BusBlock>
        <BitLane MemType="axi_bram_ctrl_0_bram_256K_1_MEM_DEVICE" MemType_DataWidth="32" MemType_AddressDepth="1074003967">
          <DataWidth MSB="31" LSB="0"/>
          <AddressRange Begin="0" End="65535"/>
          <Parity ON="false" NumBits="0"/>
          <MemFile Name="design_1_axi_bram_ctrl_0_bram_0.mem"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
  </Processor>
  <Processor Endianness="Little" InstPath="bd/design_1_i/processing_system7_0">
    <AddressSpace Name="bd_design_1_i_processing_system7_0.bd_design_1_i_axi_bram_ctrl_0_bram_256K_2_ADDR_SPACE" ECC="NONE" Begin="1073741824" End="1074003967">
      <BusBlock>
        <BitLane MemType="axi_bram_ctrl_0_bram_256K_2_MEM_DEVICE" MemType_DataWidth="32" MemType_AddressDepth="1074003967">
          <DataWidth MSB="31" LSB="0"/>
          <AddressRange Begin="0" End="65535"/>
          <Parity ON="false" NumBits="0"/>
          <MemFile Name="design_1_axi_bram_ctrl_0_bram_0.mem"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
  </Processor>
  <Config>
    <Option Name="Part" Val="xc7z020clg400-1"/>
  </Config>
  <DRC>
    <Rule Name="RDADDRCHANGE" Val="false"/>
  </DRC>
</MemInfoSimulation>
