

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_second_layer_1'
================================================================
* Date:           Fri May 30 21:43:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41159|    41159|  0.329 ms|  0.329 ms|  41159|  41159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                              |                                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113  |matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s  |       69|       69|  0.552 us|  0.552 us|   69|   69|       no|
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_second_layer_loop1     |    41088|    41088|       642|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_second_layer_loop1_1  |      640|      640|        10|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 17 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 18 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_24 = load i7 %i"   --->   Operation 19 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%icmp_ln78 = icmp_eq  i7 %i_24, i7 64" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 20 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %i_24, i7 1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 21 'add' 'add_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.split, void %for.inc.i.preheader" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 22 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %i_24" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 23 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:79]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/backprop/backprop.c:86]   --->   Operation 25 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln78" [data/benchmarks/backprop/backprop.c:80]   --->   Operation 26 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_24"   --->   Operation 27 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 28 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln82 = br void %for.inc" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 29 'br' 'br_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.38>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2"   --->   Operation 30 'call' 'call_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln82, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 32 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 33 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 34 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc.split, void %for.inc12" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 35 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 36 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.74ns)   --->   "%add_ln84 = add i12 %zext_ln82_1, i12 %tmp_9" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 37 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %add_ln84" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 38 'zext' 'zext_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 39 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 40 'load' 'weights2_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 41 [1/1] (0.71ns)   --->   "%store_ln84 = store i64 %add113, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 41 'store' 'store_ln84' <Predicate = (icmp_ln82)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %add_ln78, i7 %i" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 42 'store' 'store_ln76' <Predicate = (icmp_ln82)> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 43 'br' 'br_ln78' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %j" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 44 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 45 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln82" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 46 'getelementptr' 'input_activations_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 47 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 48 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 49 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 50 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 50 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 51 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 51 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 52 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 52 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 53 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 53 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 54 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 54 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 55 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 55 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 56 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 56 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:83]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/backprop/backprop.c:85]   --->   Operation 58 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 59 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 60 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [data/benchmarks/backprop/backprop.c:88]   --->   Operation 62 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ input_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111110]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
store_ln76             (store            ) [ 00000000000000]
br_ln78                (br               ) [ 00000000000000]
i_24                   (load             ) [ 00000000000000]
icmp_ln78              (icmp             ) [ 00111111111110]
add_ln78               (add              ) [ 00011111111110]
br_ln78                (br               ) [ 00000000000000]
zext_ln78              (zext             ) [ 00000000000000]
speclooptripcount_ln79 (speclooptripcount) [ 00000000000000]
specloopname_ln86      (specloopname     ) [ 00000000000000]
activations_addr       (getelementptr    ) [ 00011111111110]
empty                  (trunc            ) [ 00000000000000]
tmp_9                  (bitconcatenate   ) [ 00011111111110]
br_ln82                (br               ) [ 00111111111110]
j                      (phi              ) [ 00011000000000]
add113                 (phi              ) [ 00011111111110]
icmp_ln82              (icmp             ) [ 00111111111110]
add_ln82               (add              ) [ 00111111111110]
br_ln82                (br               ) [ 00000000000000]
zext_ln82_1            (zext             ) [ 00000000000000]
add_ln84               (add              ) [ 00000000000000]
zext_ln84              (zext             ) [ 00000000000000]
weights2_addr          (getelementptr    ) [ 00001000000000]
store_ln84             (store            ) [ 00000000000000]
store_ln76             (store            ) [ 00000000000000]
br_ln78                (br               ) [ 00000000000000]
zext_ln82              (zext             ) [ 00000000000000]
weights2_load          (load             ) [ 00000100000000]
input_activations_addr (getelementptr    ) [ 00000100000000]
bitcast_ln84           (bitcast          ) [ 00000011100000]
input_activations_load (load             ) [ 00000011100000]
mul8                   (dmul             ) [ 00000000011110]
speclooptripcount_ln83 (speclooptripcount) [ 00000000000000]
specloopname_ln85      (specloopname     ) [ 00000000000000]
add                    (dadd             ) [ 00111111111110]
br_ln82                (br               ) [ 00111111111110]
call_ln0               (call             ) [ 00000000000000]
ret_ln88               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_activations">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="activations_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="weights2_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="12" slack="0"/>
<pin id="61" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_load/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln84_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="1"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_activations_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_activations_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_activations_load/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="j_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="add113_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="add113_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="64" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="6"/>
<pin id="123" dir="0" index="1" bw="64" slack="1"/>
<pin id="124" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln76_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_24_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln78_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln78_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln78_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_9_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln82_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln82_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln82_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln84_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="1"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln84_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln76_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="0" index="1" bw="7" slack="2"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln82_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln84_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="217" class="1005" name="add_ln78_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="222" class="1005" name="activations_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="1"/>
<pin id="224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_9_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="1"/>
<pin id="229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln82_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="240" class="1005" name="weights2_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="1"/>
<pin id="242" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="weights2_load_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights2_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="input_activations_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="bitcast_ln84_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="260" class="1005" name="input_activations_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="mul8_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="70" pin=1"/></net>

<net id="112"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="100" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="82" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="92" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="92" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="92" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="201"><net_src comp="88" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="210"><net_src comp="46" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="220"><net_src comp="145" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="225"><net_src comp="50" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="230"><net_src comp="160" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="238"><net_src comp="174" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="243"><net_src comp="57" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="248"><net_src comp="64" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="253"><net_src comp="75" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="258"><net_src comp="203" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="263"><net_src comp="82" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="268"><net_src comp="126" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="273"><net_src comp="121" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations | {2 3 13 }
 - Input state : 
	Port: matrix_vector_product_with_bias_second_layer.1 : biases2 | {2 13 }
	Port: matrix_vector_product_with_bias_second_layer.1 : weights2 | {3 4 }
	Port: matrix_vector_product_with_bias_second_layer.1 : activations | {2 13 }
	Port: matrix_vector_product_with_bias_second_layer.1 : input_activations | {4 5 }
  - Chain level:
	State 1
		store_ln76 : 1
	State 2
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
		zext_ln78 : 1
		activations_addr : 2
		empty : 1
		tmp_9 : 2
	State 3
		icmp_ln82 : 1
		add_ln82 : 1
		br_ln82 : 2
		zext_ln82_1 : 1
		add_ln84 : 2
		zext_ln84 : 3
		weights2_addr : 4
		weights2_load : 5
		store_ln84 : 1
	State 4
		input_activations_addr : 1
		input_activations_load : 2
	State 5
		mul8 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113 |    3    |  1.548  |   578   |   772   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                                          grp_fu_121                                          |    3    |    0    |   430   |   708   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                                          grp_fu_126                                          |    8    |    0    |   275   |   108   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        add_ln78_fu_145                                       |    0    |    0    |    0    |    14   |
|    add   |                                        add_ln82_fu_174                                       |    0    |    0    |    0    |    14   |
|          |                                        add_ln84_fu_184                                       |    0    |    0    |    0    |    19   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                       icmp_ln78_fu_139                                       |    0    |    0    |    0    |    14   |
|          |                                       icmp_ln82_fu_168                                       |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln78_fu_151                                       |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln82_1_fu_180                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln84_fu_189                                       |    0    |    0    |    0    |    0    |
|          |                                       zext_ln82_fu_198                                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                         empty_fu_156                                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                         tmp_9_fu_160                                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                              |    14   |  1.548  |   1283  |   1663  |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   activations_addr_reg_222   |    6   |
|        add113_reg_100        |   64   |
|       add_ln78_reg_217       |    7   |
|       add_ln82_reg_235       |    7   |
|          add_reg_270         |   64   |
|     bitcast_ln84_reg_255     |   64   |
|           i_reg_207          |    7   |
|input_activations_addr_reg_250|    6   |
|input_activations_load_reg_260|   64   |
|           j_reg_88           |    7   |
|         mul8_reg_265         |   64   |
|         tmp_9_reg_227        |   12   |
|     weights2_addr_reg_240    |   12   |
|     weights2_load_reg_245    |   64   |
+------------------------------+--------+
|             Total            |   448  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   6  |   12   ||    9    |
|     j_reg_88     |  p0  |   2  |   7  |   14   ||    9    |
|  add113_reg_100  |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_126    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_126    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   434  ||  2.322  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    1   |  1283  |  1663  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |  1731  |  1717  |
+-----------+--------+--------+--------+--------+
