Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 11 10:03:21 2025
| Host         : Lawrence-ROG running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
| Design       : Top_Student
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net delay_reg[0]_i_3_n_0 is a gated clock net sourced by a combinational pin delay_reg[0]_i_3/O, cell delay_reg[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net menu_screen_inst/oled_data_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin menu_screen_inst/oled_data_reg[15]_i_2/O, cell menu_screen_inst/oled_data_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT delay_reg[0]_i_3 is driving clock pin of 20 cells. This could lead to large hold time violations. First few involved cells are:
    display_mod/delay_reg[0] {FDRE}
    display_mod/delay_reg[10] {FDRE}
    display_mod/delay_reg[11] {FDRE}
    display_mod/delay_reg[12] {FDRE}
    display_mod/delay_reg[13] {FDRE}
    display_mod/delay_reg[14] {FDRE}
    display_mod/delay_reg[15] {FDRE}
    display_mod/delay_reg[16] {FDRE}
    display_mod/delay_reg[17] {FDRE}

Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
358 net(s) have no routable loads. The problem bus(es) and/or net(s) are menu_screen_inst/frame_rate/COUNT_reg[0]_i_1_n_2, menu_screen_inst/frame_rate/COUNT_reg[0]_i_1_n_3, clk_mod_6p25m/COUNT_reg[0]_i_2__0_n_1, clk_mod_6p25m/COUNT_reg[0]_i_2__0_n_2, clk_mod_6p25m/COUNT_reg[0]_i_2__0_n_3, clk_mod_400hz/COUNT_reg[0]_i_2__1_n_1, clk_mod_400hz/COUNT_reg[0]_i_2__1_n_2, clk_mod_400hz/COUNT_reg[0]_i_2__1_n_3, menu_screen_inst/frame_rate/COUNT_reg[0]_i_2_n_1, menu_screen_inst/frame_rate/COUNT_reg[0]_i_2_n_2, menu_screen_inst/frame_rate/COUNT_reg[0]_i_2_n_3, menu_screen_inst/frame_rate/COUNT_reg[0]_i_3_n_1, menu_screen_inst/frame_rate/COUNT_reg[0]_i_3_n_2, menu_screen_inst/frame_rate/COUNT_reg[0]_i_3_n_3, menu_screen_inst/frame_rate/COUNT_reg[0]_i_8_n_1 (the first 15 of 358 listed).
Related violations: <none>


