import argparse
import itertools
from pathlib import Path
from typing import List, Optional, Tuple
from dataclasses import dataclass
import copy
import fnmatch
DTYPE_MAP = {'fp16': 'ck_tile::fp16_t', 'bf16': 'ck_tile::bf16_t', 'fp8': 'ck_tile::fp8_t'}
DTYPE_BITS = {'fp32': 32, 'fp16': 16, 'bf16': 16, 'fp8': 8, 'bf8': 8}
MASK_IMPL = {'generic': 'ck_tile::GenericAttentionMask', 'simplified': 'ck_tile::SimplifiedGenericAttentionMask'}
MASK_SIMPLIFIED_MAP = {'s_no': 'ck_tile::SimplifiedGenericAttentionMask<false>', 's_mask': 'ck_tile::SimplifiedGenericAttentionMask<true>'}
MASK_MAP = {'no': 'FmhaMasks::NoMask', 'causal': 'FmhaMasks::CausalMask', 'generic': 'FmhaMasks::GenericMask'}
BIAS_MAP = {'no': 'ck_tile::BlockAttentionBiasEnum::NO_BIAS', 'bias': 'ck_tile::BlockAttentionBiasEnum::ELEMENTWISE_BIAS', 'alibi': 'ck_tile::BlockAttentionBiasEnum::ALIBI'}
BIAS_CHECK_MAP = {'no': 'bias_enum::no_bias', 'bias': 'bias_enum::elementwise_bias', 'alibi': 'bias_enum::alibi'}
MODE_MAP = {'batch': 'false', 'group': 'true'}
LAYOUT_MAP = {'row': 'true', 'col': 'false'}
PIPELINE_MAP = {'qr': 'ck_tile::BlockFmhaPipelineQRKSVS', 'qr_async': 'ck_tile::BlockFmhaPipelineQRKSVSAsync'}
PIPELINE_ENUM_MAP = {'qr': 'ck_tile::BlockFmhaPipelineEnum::QRKSVS', 'qr_async': 'ck_tile::BlockFmhaPipelineEnum::QRKSVS_ASYNC'}
BOOL_MAP = {'t': 'true', 'f': 'false'}
TILE_PARTITIONER_MAP = {'shb': 'ck_tile::FmhaFwdTilePartitioner_SHB', 'hbs': 'ck_tile::FmhaFwdTilePartitioner_HBS'}
DIRECTIONS = ['fwd']
GEN_DIR = ''
FMHA_FWD_KERNEL_HEADER = '// SPDX-License-Identifier: MIT\n// Copyright (c) 2018-2024, Advanced Micro Devices, Inc. All rights reserved.\n\n// auto generated by generate.py\n#include "fmha_fwd.hpp"\n'
FMHA_FWD_KERNEL_BODY = '\nusing fmha_dtype_{F_idx} = {F_dtype};\n\nusing fmha_block_tile_{F_idx} = ck_tile::sequence<{F_bm0}, {F_bn0}, {F_bk0}, {F_bn1}, {F_bk1}, {F_bk0blen}>;\nusing fmha_block_warps_{F_idx} = ck_tile::sequence<{F_rm}, {F_rn}, {F_rk}>;\nusing fmha_warp_tile_{F_idx} = ck_tile::sequence<{F_wm}, {F_wn}, {F_wk}>;\n\nusing fmha_shape_{F_idx} = ck_tile::TileFmhaShape<fmha_block_tile_{F_idx},\n                                      fmha_block_warps_{F_idx},\n                                      fmha_warp_tile_{F_idx},\n                                      fmha_block_warps_{F_idx},\n                                      fmha_warp_tile_{F_idx},\n                                      {F_vlayout}>;\n\nusing fmha_trait_{F_idx} = ck_tile::TileFmhaTraits<{F_spad},\n                                                    {F_skpad},\n                                                    {F_dpad},\n                                                    {F_dvpad},\n                                                    {F_bias},\n                                                    {F_lse},\n                                                    {F_squant}, \n                                                    {F_occupancy}>;\nusing fmha_mask_{F_idx} = {F_mask};\n\nusing fmha_pipeline_problem_{F_idx} = ck_tile::BlockFmhaPipelineProblem<\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::QDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::KDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::VDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::SaccDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::SMPLComputeDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::BiasDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::LSEDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::PDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::OaccDataType,\n    typename FmhaFwdTypeConfig<fmha_dtype_{F_idx}>::ODataType,\n    fmha_shape_{F_idx},\n    {F_mode},\n    fmha_mask_{F_idx},\n    fmha_trait_{F_idx}>;\n\nusing fmha_pipeline_{F_idx} = {F_pipeline}<\n    fmha_pipeline_problem_{F_idx}>;\n\nusing fmha_epilogue_{F_idx} =\n    ck_tile::Default2DEpilogue<ck_tile::Default2DEpilogueProblem<typename FmhaFwdTypeConfig<{F_dtype}>::OaccDataType,\n                                           typename FmhaFwdTypeConfig<{F_dtype}>::ODataType,\n                                           {F_spad}, {F_dvpad}>>;\n\nusing fmha_kernel_{F_idx} =\n    ck_tile::FmhaFwdKernel<{F_tile_partitioner}<fmha_shape_{F_idx}>,\n                  fmha_pipeline_{F_idx},\n                  fmha_epilogue_{F_idx}>;\n\nusing trait_{F_idx} = fmha_fwd_traits_<{F_hdim}, {F_dtype}, {F_mode},{F_bm0}, {F_bn0}, {F_bk0}, {F_bn1}, {F_bk1}, {F_bk0blen}, {F_vlayout},\n                        {F_pipeline_enum}, fmha_mask_{F_idx}, {F_bias}, {F_lse}, {F_squant}, {F_spad}, {F_skpad}, {F_dpad}, {F_dvpad}>;\n\n#include <iostream>\n\ntemplate<>\nfloat fmha_fwd_<trait_{F_idx}>(const ck_tile::stream_config& s, fmha_fwd_args a)\n{{\n    using k_ = fmha_kernel_{F_idx};\n    if(s.log_level_ > 0)\n        std::cout << ", " << k_::GetName() << std::flush;\n    auto [kargs, grids] = fmha_fwd_create_kargs_and_grids<k_>(a);\n    constexpr dim3 blocks             = k_::BlockSize();\n    constexpr ck_tile::index_t kBlockPerCu = k_::kBlockPerCu;\n    return ck_tile::launch_kernel(s, ck_tile::make_kernel<blocks.x, kBlockPerCu>(k_{{}}, grids, blocks, 0, kargs));\n}}\n'
FMHA_FWD_API_FILENAME = 'fmha_fwd_api.cpp'
FMHA_FWD_API = '\nfloat fmha_fwd(fmha_fwd_traits t, fmha_fwd_args a, const ck_tile::stream_config& s){{\n    float r = -1;\n{F_dispatch}\n    return r;\n}}\n'
FMHA_FWD_API_PER_DTYPE = '    {F_if}(t.data_type.compare("{F_dtype}") == 0){{\n{F_hdim_case}\n    }}\n'
FMHA_FWD_API_PER_HDIM_CASE = '        {F_if} (t.hdim_q <= {F_hdim} && t.hdim_v <= {F_hdim}) {{\n{F_inner_dispatch}\n        }}\n'
MASK_CHECK_MAP = {'no': 't.mask_type == mask_enum::no_mask', 'causal': 't.mask_type == mask_enum::mask_top_left || t.mask_type == mask_enum::mask_bottom_right', 'generic': 't.mask_type == mask_enum::window_generic'}
MASK_SIMPLIFIED_CHECK_MAP = {'s_no': 't.mask_type == mask_enum::no_mask', 's_mask': 't.mask_type != mask_enum::no_mask'}
FMHA_FWD_API_INNER_DISPATCH = '            {F_if}((t.is_group_mode == {F_mode}) && (t.is_v_rowmajor == {F_vlayout}) && ({F_mask_check}) && (t.bias_type == {F_bias_check}) && (t.has_lse == {F_lse}) && (t.do_fp8_static_quant == {F_squant}) &&\n                        ({F_scheck}) && ({F_skcheck}) && ({F_dcheck}) && ({F_dvcheck})) {{\n                using trait_ = fmha_fwd_traits_<{F_hdim}, {F_dtype}, {F_mode}, {F_bm0}, {F_bn0}, {F_bk0}, {F_bn1}, {F_bk1}, {F_bk0blen}, {F_vlayout}, {F_pipeline_enum}, {F_mask}, {F_bias}, {F_lse}, {F_squant}, {F_spad}, {F_skpad}, {F_dpad}, {F_dvpad}>;\n                return fmha_fwd_<trait_>(s, a);\n            }}\n'

def get_mask_map(mask: str):
    if mask == 'generic':
        return MASK_MAP
    elif mask == 'simplified':
        return MASK_SIMPLIFIED_MAP
    else:
        assert False
        return None

def get_mask_check_map(mask: str):
    if mask == 'generic':
        return MASK_CHECK_MAP
    elif mask == 'simplified':
        return MASK_SIMPLIFIED_CHECK_MAP
    else:
        assert False
        return None

@dataclass
class FmhaFwdApiTrait:
    pipeline_tag: str
    hdim: str
    dtype: str
    mode: str
    bm0: int
    bn0: int
    bk0: int
    bn1: int
    bk1: int
    bk0blen: int
    vlayout: str
    mask: str
    bias: str
    lse: str
    squant: str
    spad: str
    skpad: str
    dpad: str
    dvpad: str

    @property
    def name(self) -> str:
        return f'{self.hdim}-{self.dtype}-{self.mode}-{self.bm0}-{self.bn0}-{self.bk0}-{self.bn0}-{self.bk1}-{self.bk0blen}-' + f'{self.vlayout}-{self.mask}-{self.bias}-{self.lse}-{self.squant}-{self.spad}-{self.skpad}-{self.dpad}-{self.dvpad}'

    @property
    def scheck(self) -> str:
        if self.mode == 'group':
            return 'true/*group mode spad always true*/'
        if self.pipeline_tag == 'qr_async':
            if self.spad == 't':
                return 'true'
            else:
                return 'true'
        elif self.pipeline_tag in ['qr']:
            if self.spad == 't':
                return f'true /*a.seqlen_q % {self.bm0} != 0*/'
            else:
                return f'a.seqlen_q % {self.bm0} == 0'
        else:
            assert False

    @property
    def skcheck(self) -> str:
        if self.mode == 'group':
            return 'true/*group mode skpad always true*/'
        if self.pipeline_tag == 'qr_async':
            if self.skpad == 't':
                return f'a.seqlen_k == 0 || a.seqlen_k % {self.bn0} != 0'
            else:
                return f'a.seqlen_k != 0 && a.seqlen_k % {self.bn0} == 0'
        elif self.pipeline_tag in ['qr', 'qr_fp8']:
            if self.skpad == 't':
                return f'true /*a.seqlen_k % {self.bn0} != 0*/'
            else:
                return f'a.seqlen_k % {self.bn0} == 0'
        else:
            assert False

    @property
    def dcheck(self) -> str:
        if self.pipeline_tag == 'qr_async':
            vec = int(32 * 4 / DTYPE_BITS[self.dtype])
            if self.dpad == 't':
                return f'a.hdim_q % {vec} == 0'
            else:
                assert False
        elif self.pipeline_tag in ['qr']:
            if self.dpad == 't':
                return f'true /*a.hdim_q % {self.bk0blen} != 0*/'
            else:
                return f'a.hdim_q % {self.bk0blen} == 0'
        else:
            assert False

    @property
    def dvcheck(self) -> str:
        if self.pipeline_tag == 'qr_async':
            vec = int(32 * 4 / DTYPE_BITS[self.dtype])
            if self.dvpad == 't':
                return f'a.hdim_v % {vec} == 0'
            else:
                assert False
        elif self.pipeline_tag in ['qr']:
            if self.dvpad == 't':
                return f'true /*a.hdim_v % {self.bk0blen} != 0*/'
            else:
                return f'a.hdim_v % {self.bk0blen} == 0'
        else:
            assert False

@dataclass
class FmhaFwdPipeline:
    tag: str
    F_vlayout: str
    F_spad: str
    F_skpad: str
    F_dpad: str
    F_dvpad: str
    F_bias: str
    F_lse: str
    F_squant: str
    F_mask: str

    @property
    def name(self) -> str:

        def pad_name() -> str:
            n = ''
            if self.F_spad == 't':
                n += 's'
            if self.F_skpad == 't':
                n += 'sk'
            if self.F_dpad == 't':
                n += 'd'
            if self.F_dvpad == 't':
                n += 'dv'
            if n != '':
                n = 'p' + n
            return n
        pn = pad_name()
        n = f'{self.tag}_v{self.F_vlayout[0]}'
        if pn != '':
            n += f'_{pn}'
        if self.F_bias != 'no':
            n += f'_{self.F_bias}'
        if self.F_mask[0:2] == 's_':
            if self.F_mask == 's_mask':
                n += f'_mask'
        elif self.F_mask != 'no':
            n += f'_m{self.F_mask[0]}'
        if self.F_lse == 't':
            n += '_lse'
        if self.F_squant == 't':
            n += '_squant'
        return n

class FmhaFwdApiPool:

    def __init__(self, mask_impl):
        self.pool = dict()
        self.mask_impl = mask_impl

    def register_traits(self, trait: FmhaFwdApiTrait) -> None:
        if trait.dtype not in self.pool.keys():
            self.pool[trait.dtype] = dict()
        if trait.hdim not in self.pool[trait.dtype].keys():
            self.pool[trait.dtype][trait.hdim] = list()
        self.pool[trait.dtype][trait.hdim].append(copy.copy(trait))

    @property
    def api(self) -> str:
        per_dtypes = str()
        for i, dtype in enumerate(self.pool.keys()):
            per_hdim_case = str()
            for j, hdim in enumerate(self.pool[dtype].keys()):
                traits = self.pool[dtype][hdim]
                inners = str()
                for k, trait in enumerate(traits):
                    if_k = 'if' if k == 0 else 'else if'
                    inners = inners + FMHA_FWD_API_INNER_DISPATCH.format(F_if=if_k, F_mode=MODE_MAP[trait.mode], F_vlayout=LAYOUT_MAP[trait.vlayout], F_pipeline_enum=PIPELINE_ENUM_MAP[trait.pipeline_tag], F_mask=get_mask_map(self.mask_impl)[trait.mask], F_mask_check=get_mask_check_map(self.mask_impl)[trait.mask], F_bias_check=BIAS_CHECK_MAP[trait.bias], F_bias=BIAS_MAP[trait.bias], F_lse=BOOL_MAP[trait.lse], F_squant=BOOL_MAP[trait.squant], F_scheck=trait.scheck, F_skcheck=trait.skcheck, F_dcheck=trait.dcheck, F_dvcheck=trait.dvcheck, F_spad=BOOL_MAP[trait.spad], F_skpad=BOOL_MAP[trait.skpad], F_dpad=BOOL_MAP[trait.dpad], F_dvpad=BOOL_MAP[trait.dvpad], F_bm0=trait.bm0, F_bn0=trait.bn0, F_bk0=trait.bk0, F_bn1=trait.bn1, F_bk1=trait.bk1, F_bk0blen=trait.bk0blen, F_hdim=hdim, F_dtype=DTYPE_MAP[dtype])
                if_j = 'if' if j == 0 else 'else if'
                per_hdim_case = per_hdim_case + FMHA_FWD_API_PER_HDIM_CASE.format(F_if=if_j, F_hdim=hdim, F_inner_dispatch=inners)
            if_i = 'if' if i == 0 else 'else if'
            per_dtypes = per_dtypes + FMHA_FWD_API_PER_DTYPE.format(F_if=if_i, F_dtype=dtype, F_hdim_case=per_hdim_case)
        return FMHA_FWD_KERNEL_HEADER + FMHA_FWD_API.format(F_dispatch=per_dtypes)

@dataclass
class FmhaFwdTileSize:
    F_bm0: int
    F_bn0: int
    F_bk0: int
    F_bn1: int
    F_bk1: int
    F_bk0blen: int
    F_rm: int
    F_rn: int
    F_rk: int
    F_wm: int
    F_wn: int
    F_wk: int
    F_occupancy: int

    @property
    def name(self) -> str:
        return f'b{self.F_bm0}x{self.F_bn0}x{self.F_bk0}x{self.F_bn1}x{self.F_bk1}x{self.F_bk0blen}' + f'_r{self.F_rm}x{self.F_rn}x{self.F_rk}_w{self.F_wm}x{self.F_wn}x{self.F_wk}' + ('' if self.F_occupancy == -1 else f'_o{self.F_occupancy}')

@dataclass
class FmhaFwdKernel:
    direction: str
    F_idx: int
    F_hdim: int
    F_dtype: str
    F_mode: str
    F_tile: FmhaFwdTileSize
    F_pipeline: FmhaFwdPipeline
    mask_impl: str

    def get_tp(self) -> str:
        if self.F_mode == 'group':
            return 'hbs'
        else:
            return 'shb'

    @property
    def template(self) -> str:
        kernel_body = str()
        return FMHA_FWD_KERNEL_HEADER + FMHA_FWD_KERNEL_BODY.format(F_idx=self.F_idx, F_hdim=self.F_hdim, F_dtype=DTYPE_MAP[self.F_dtype], F_bm0=self.F_tile.F_bm0, F_bn0=self.F_tile.F_bn0, F_bk0=self.F_tile.F_bk0, F_bn1=self.F_tile.F_bn1, F_bk1=self.F_tile.F_bk1, F_bk0blen=self.F_tile.F_bk0blen, F_rm=self.F_tile.F_rm, F_rn=self.F_tile.F_rn, F_rk=self.F_tile.F_rk, F_wm=self.F_tile.F_wm, F_wn=self.F_tile.F_wn, F_wk=self.F_tile.F_wk, F_vlayout=LAYOUT_MAP[self.F_pipeline.F_vlayout], F_spad=BOOL_MAP[self.F_pipeline.F_spad], F_skpad=BOOL_MAP[self.F_pipeline.F_skpad], F_dpad=BOOL_MAP[self.F_pipeline.F_dpad], F_dvpad=BOOL_MAP[self.F_pipeline.F_dvpad], F_bias=BIAS_MAP[self.F_pipeline.F_bias], F_lse=BOOL_MAP[self.F_pipeline.F_lse], F_squant=BOOL_MAP[self.F_pipeline.F_squant], F_occupancy=self.F_tile.F_occupancy, F_pipeline_enum=PIPELINE_ENUM_MAP[self.F_pipeline.tag], F_mask=get_mask_map(self.mask_impl)[self.F_pipeline.F_mask], F_mode=MODE_MAP[self.F_mode], F_pipeline=PIPELINE_MAP[self.F_pipeline.tag], F_tile_partitioner=TILE_PARTITIONER_MAP[self.get_tp()])

    @property
    def name(self) -> str:
        return f'fmha_{self.direction}_d{self.F_hdim}_{self.F_dtype}_{self.F_mode}_{self.get_tp()}_' + self.F_tile.name + '_' + self.F_pipeline.name

    @property
    def filename(self) -> str:
        return self.name + '.cpp'

    def api_trait(self) -> FmhaFwdApiTrait:
        return FmhaFwdApiTrait(pipeline_tag=self.F_pipeline.tag, hdim=str(self.F_hdim), dtype=self.F_dtype, mode=self.F_mode, bm0=self.F_tile.F_bm0, bn0=self.F_tile.F_bn0, bk0=self.F_tile.F_bk0, bn1=self.F_tile.F_bn1, bk1=self.F_tile.F_bk1, bk0blen=self.F_tile.F_bk0blen, vlayout=self.F_pipeline.F_vlayout, mask=self.F_pipeline.F_mask, bias=self.F_pipeline.F_bias, lse=self.F_pipeline.F_lse, squant=self.F_pipeline.F_squant, spad=self.F_pipeline.F_spad, skpad=self.F_pipeline.F_skpad, dpad=self.F_pipeline.F_dpad, dvpad=self.F_pipeline.F_dvpad)

def get_fmha_fwd_tile_dict_from_dtype(direction: str, dtype: str) -> Optional[dict]:
    if direction == 'fwd':
        if dtype == 'fp16' or dtype == 'bf16':
            return {'32': FmhaFwdTileSize(128, 64, 16, 32, 32, 32, 2, 1, 1, 32, 32, 16, -1), '64': FmhaFwdTileSize(128, 64, 32, 64, 32, 64, 4, 1, 1, 32, 32, 16, -1), '128': FmhaFwdTileSize(128, 128, 32, 128, 32, 128, 4, 1, 1, 32, 32, 16, -1), '256': FmhaFwdTileSize(128, 128, 32, 256, 32, 256, 4, 1, 1, 32, 32, 16, -1)}
        elif dtype == 'fp8' or dtype == 'bf8':
            return {'64': FmhaFwdTileSize(128, 64, 32, 64, 32, 64, 2, 1, 1, 32, 32, 32, -1), '128': FmhaFwdTileSize(128, 128, 32, 128, 32, 128, 4, 1, 1, 32, 32, 32, -1), '256': FmhaFwdTileSize(128, 128, 32, 256, 32, 256, 4, 1, 1, 32, 32, 32, -1)}
        else:
            return None
    else:
        return None

def get_blobs(kernel_filter: Optional[str], receipt, mask_impl) -> Tuple[FmhaFwdApiPool, List[FmhaFwdKernel]]:

    def get_pipelines(dtype, hdim) -> List[FmhaFwdPipeline]:
        squant = 't' if dtype == 'fp8' else 'f'
        pipelines = []
        if dtype in ['fp16', 'bf16']:
            for mask, bias, lse in itertools.product(get_mask_map(mask_impl).keys(), BIAS_MAP.keys(), ['t', 'f']):
                if hdim == 256:
                    pipelines.append(FmhaFwdPipeline('qr', 'row', 'f', 'f', 'f', 'f', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr', 'col', 'f', 'f', 'f', 'f', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr', 'row', 't', 't', 't', 't', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr', 'col', 't', 't', 't', 't', bias, lse, squant, mask))
                else:
                    pipelines.append(FmhaFwdPipeline('qr_async', 'row', 't', 'f', 't', 't', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr_async', 'row', 't', 't', 't', 't', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr_async', 'col', 't', 'f', 't', 't', bias, lse, squant, mask))
                    pipelines.append(FmhaFwdPipeline('qr_async', 'col', 't', 't', 't', 't', bias, lse, squant, mask))
                    if receipt == 1:
                        pipelines.append(FmhaFwdPipeline('qr', 'row', 't', 't', 't', 't', bias, lse, squant, mask))
                        pipelines.append(FmhaFwdPipeline('qr', 'col', 't', 'f', 't', 't', bias, lse, squant, mask))
        elif dtype in ['fp8', 'bf8']:
            for mask, bias in itertools.product(get_mask_map(mask_impl).keys(), BIAS_MAP.keys()):
                pipelines.append(FmhaFwdPipeline('qr', 'col', 'f', 'f', 'f', 'f', bias, 'f', squant, mask))
        else:
            assert False
        return pipelines
    gen = list()
    api_pool = FmhaFwdApiPool(mask_impl)
    for direction, dtype in itertools.product(DIRECTIONS, DTYPE_MAP.keys()):
        d = get_fmha_fwd_tile_dict_from_dtype(direction, dtype)
        if d == None:
            continue
        for hdim_str, mode in itertools.product(d.keys(), MODE_MAP.keys()):
            tile = d[hdim_str]
            hdim = int(hdim_str)
            for pipeline in get_pipelines(dtype, hdim):
                if mode == 'group':
                    if pipeline.F_spad != 't' or pipeline.F_skpad != 't':
                        continue
                k = FmhaFwdKernel(direction=direction, F_idx=0, F_hdim=hdim, F_dtype=dtype, F_mode=mode, F_tile=tile, F_pipeline=pipeline, mask_impl=mask_impl)
                if kernel_filter != None:
                    if not fnmatch.fnmatch(k.name, kernel_filter):
                        continue
                api_pool.register_traits(k.api_trait())
                gen.append(k)
    return (api_pool, gen)

def write_single_kernel(kernel: FmhaFwdKernel, autogen_dir: Path) -> None:
    (autogen_dir / kernel.filename).write_text(kernel.template)

def write_api(api_pool: FmhaFwdApiPool, autogen_dir: Path) -> None:
    (autogen_dir / FMHA_FWD_API_FILENAME).write_text(api_pool.api)

def write_blobs(output_dir: Optional[str], kernel_filter: Optional[str], receipt, mask_impl) -> None:
    if output_dir is None:
        output_dir = Path(__file__).parent
    else:
        output_dir = Path(output_dir) / GEN_DIR
    output_dir.mkdir(parents=True, exist_ok=True)
    api_pool, kernels = get_blobs(kernel_filter, receipt, mask_impl)
    for kernel in kernels:
        write_single_kernel(kernel, output_dir)
    write_api(api_pool, output_dir)

def list_blobs(output_file: Optional[str], kernel_filter: Optional[str], receipt, mask_impl) -> None:
    assert output_file is not None
    file_path = Path(output_file)
    with file_path.open('a') as f:
        _, kernels = get_blobs(kernel_filter, receipt, mask_impl)
        for kernel in kernels:
            f.write(str(file_path.parent / GEN_DIR / kernel.filename) + '\n')
        f.write(str(file_path.parent / GEN_DIR / FMHA_FWD_API_FILENAME) + '\n')
if __name__ == '__main__':
    parser = argparse.ArgumentParser(prog='generate', description='gen api for CK fmha kernel')
    parser.add_argument('-o', '--output_dir', required=False, help='write all the blobs into a directory')
    parser.add_argument('-l', '--list_blobs', required=False, help='list all the kernels to a file')
    parser.add_argument('-f', '--filter', required=False, help='filter out kernels that need to generate, using fnmatch module')
    parser.add_argument('-m', '--mask', default='simplified', required=False, help='mask implementation, simplified/generic')
    parser.add_argument('-r', '--receipt', default=0, required=False, help='codegen receipt. 0: generate only 8xhdim coverage\n' + '  1: generate more instance to cover all hdim')
    args = parser.parse_args()
    if args.list_blobs is not None:
        list_blobs(args.list_blobs, args.filter, args.receipt, mask_impl=args.mask)
    else:
        write_blobs(args.output_dir, args.filter, args.receipt, mask_impl=args.mask)