// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VectorDispatcher(	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  input         clock,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  input         reset,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  output        io_issue_ready,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_issue_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [31:0] io_issue_bits_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [10:0] io_issue_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [2:0]  io_issue_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_issue_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [1:0]  io_issue_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [9:0]  io_issue_bits_vstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [2:0]  io_issue_bits_segstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [2:0]  io_issue_bits_segend,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [63:0] io_issue_bits_rs1_data,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [63:0] io_issue_bits_rs2_data,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [19:0] io_issue_bits_page,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [2:0]  io_issue_bits_rm,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [1:0]  io_issue_bits_emul,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [1:0]  io_issue_bits_mop,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_mem_ready,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_mem_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [15:0] io_mem_bits_debug_id,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [11:0] io_mem_bits_base_offset,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [19:0] io_mem_bits_page,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [11:0] io_mem_bits_stride,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_mem_bits_segstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_mem_bits_segend,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [9:0]  io_mem_bits_vstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [10:0] io_mem_bits_vl,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_mem_bits_mop,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_mem_bits_vm,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_mem_bits_nf,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_mem_bits_idx_size,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_mem_bits_elem_size,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_mem_bits_whole_reg,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_mem_bits_store,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_dis_ready,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_dis_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [31:0] io_dis_bits_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [10:0] io_dis_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_dis_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_dis_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_dis_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [9:0]  io_dis_bits_vstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_dis_bits_segstart,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_dis_bits_segend,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [63:0] io_dis_bits_rs1_data,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [4:0]  io_dis_bits_vat,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [2:0]  io_dis_bits_rm,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_dis_bits_emul,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [15:0] io_dis_bits_debug_id,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [1:0]  io_dis_bits_mop,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_scalar_resp_ready,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output        io_scalar_resp_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [63:0] io_scalar_resp_bits_data,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [4:0]  io_scalar_resp_bits_rd,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_vat_release_0_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [4:0]  io_vat_release_0_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_vat_release_1_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [4:0]  io_vat_release_1_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_vat_release_2_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [4:0]  io_vat_release_2_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input         io_vat_release_3_valid,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  input  [4:0]  io_vat_release_3_bits,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [4:0]  io_vat_head,	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
  output [4:0]  io_vat_tail	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
);

  wire        _io_dis_valid_output;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:65:18, :91:127, :94:18]
  reg  [15:0] debug_id_ctr;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:27:29]
  reg         vat_valids_0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_2;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_3;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_4;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_5;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_6;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_7;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_8;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_9;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_10;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_11;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_12;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_13;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_14;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_15;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_16;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_17;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_18;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_19;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_20;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_21;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_22;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_23;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_24;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_25;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_26;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_27;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_28;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_29;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_30;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg         vat_valids_31;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27]
  reg  [4:0]  vat_tail;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25]
  reg  [4:0]  vat_head;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25]
  wire [31:0] _GEN = {{vat_valids_31}, {vat_valids_30}, {vat_valids_29}, {vat_valids_28}, {vat_valids_27}, {vat_valids_26}, {vat_valids_25}, {vat_valids_24}, {vat_valids_23}, {vat_valids_22}, {vat_valids_21}, {vat_valids_20}, {vat_valids_19}, {vat_valids_18}, {vat_valids_17}, {vat_valids_16}, {vat_valids_15}, {vat_valids_14}, {vat_valids_13}, {vat_valids_12}, {vat_valids_11}, {vat_valids_10}, {vat_valids_9}, {vat_valids_8}, {vat_valids_7}, {vat_valids_6}, {vat_valids_5}, {vat_valids_4}, {vat_valids_3}, {vat_valids_2}, {vat_valids_1}, {vat_valids_0}};	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :32:23]
  wire        _GEN_0 = _GEN[vat_tail];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :32:23]
  wire        _GEN_1 = io_dis_ready & _io_dis_valid_output;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:65:18, :91:127, :94:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _io_mem_valid_T = ~_GEN_0 & io_issue_valid;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :65:35]
  wire        _GEN_2 = io_issue_bits_bits[14:12] == 3'h2;	// @[generators/saturn/src/main/scala/common/Bundles.scala:72:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:71:31]
  wire [6:0]  _GEN_3 = {1'h0, io_issue_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/common/Bundles.scala:75:20, :83:35, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  wire        _GEN_4 = (_GEN_2 | io_issue_bits_bits[14:12] == 3'h6 ? _GEN_3 : 7'h40) == 7'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :83:{18,35}, generators/saturn/src/main/scala/frontend/Dispatch.scala:71:{31,64}]
  wire        _GEN_5 = io_issue_bits_bits[19:15] == 5'h0;	// @[generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :71:109]
  wire        _GEN_6 = io_issue_bits_bits[14:12] == 3'h1;	// @[generators/saturn/src/main/scala/common/Bundles.scala:72:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:72:31]
  wire        _GEN_7 = _GEN_2 & _GEN_4 & _GEN_5 | _GEN_6 & (_GEN_6 | io_issue_bits_bits[14:12] == 3'h5 ? _GEN_3 : 7'h40) == 7'h10 & _GEN_5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :83:{18,35}, :85:18, generators/saturn/src/main/scala/frontend/Dispatch.scala:71:{31,64,88,109,118}, :72:{31,64,88}]
  wire [10:0] issue_inst_vconfig_vl = _GEN_7 ? 11'h1 : io_issue_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:51:28, :71:118, :72:119, :73:27]
  wire [9:0]  issue_inst_vstart = _GEN_7 ? 10'h0 : io_issue_bits_vstart;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:51:28, :71:118, :72:119, :74:23]
  wire [1:0]  issue_inst_mop = io_issue_bits_mop == 2'h2 & io_issue_bits_rs2_data == {53'h0, {7'h0, {1'h0, io_issue_bits_bits[31:29]} + 4'h1} << (io_issue_bits_mop[0] ? io_issue_bits_vconfig_vtype_vsew : {1'h0, io_issue_bits_bits[13:12]})} ? 2'h0 : io_issue_bits_mop;	// @[generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30,59}, :63:16, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :78:{27,42,68,91,99,132}, :79:20]
  wire        _GEN_8 = io_issue_bits_bits[14:12] == 3'h3;	// @[generators/saturn/src/main/scala/common/Bundles.scala:72:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:91:75]
  wire        _GEN_9 = issue_inst_vconfig_vl <= {1'h0, issue_inst_vstart} & ~(_GEN_8 & (io_issue_bits_bits[14:12] == 3'h0 | _GEN_8 | io_issue_bits_bits[14:12] == 3'h4 ? _GEN_3 : 7'h40) == 7'h27);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :83:{18,35}, :84:18, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :72:119, :73:27, :74:23, :78:91, :91:{31,52,55,75,85,105}]
  assign _io_dis_valid_output = ~_GEN_9 & _io_mem_valid_T & (~(io_issue_bits_bits[6:0] == 7'h7 | io_issue_bits_bits[6:0] == 7'h27) | io_mem_ready);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:56:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:65:{18,35,57,73}, :66:18, :91:{52,127}, :93:18, :94:18]
  wire        _GEN_10 = _GEN_2 & _GEN_4;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:71:{31,64}, :95:42]
  wire        _GEN_11 = io_vat_release_0_valid & ~reset;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11, :123:13]
  wire        _GEN_12 = io_vat_release_1_valid & ~reset;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11, :123:13]
  wire        _GEN_13 = io_vat_release_2_valid & ~reset;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11, :123:13]
  wire        _GEN_14 = io_vat_release_3_valid & ~reset;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11, :123:13]
  `ifndef SYNTHESIS	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
    always @(posedge clock) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
      if (_GEN_1 & ~reset & _GEN_0) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :41:11, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
          $error("Assertion failed\n    at Dispatch.scala:41 assert(!vat_valids(vat_tail))\n");	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
          $fatal;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:41:11]
      end
      if (_GEN_11 & ~_GEN[io_vat_release_0_bits]) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $error("Assertion failed\n    at Dispatch.scala:123 assert(vat_valids(r.bits))\n");	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $fatal;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      end
      if (_GEN_12 & ~_GEN[io_vat_release_1_bits]) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $error("Assertion failed\n    at Dispatch.scala:123 assert(vat_valids(r.bits))\n");	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $fatal;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      end
      if (_GEN_13 & ~_GEN[io_vat_release_2_bits]) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $error("Assertion failed\n    at Dispatch.scala:123 assert(vat_valids(r.bits))\n");	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $fatal;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      end
      if (_GEN_14 & ~_GEN[io_vat_release_3_bits]) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $error("Assertion failed\n    at Dispatch.scala:123 assert(vat_valids(r.bits))\n");	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
          $fatal;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_15 = _GEN_1 & vat_tail == 5'h0 | vat_valids_0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_16 = _GEN_1 & vat_tail == 5'h1 | vat_valids_1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_17 = _GEN_1 & vat_tail == 5'h2 | vat_valids_2;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_18 = _GEN_1 & vat_tail == 5'h3 | vat_valids_3;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_19 = _GEN_1 & vat_tail == 5'h4 | vat_valids_4;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_20 = _GEN_1 & vat_tail == 5'h5 | vat_valids_5;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_21 = _GEN_1 & vat_tail == 5'h6 | vat_valids_6;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_22 = _GEN_1 & vat_tail == 5'h7 | vat_valids_7;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_23 = _GEN_1 & vat_tail == 5'h8 | vat_valids_8;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_24 = _GEN_1 & vat_tail == 5'h9 | vat_valids_9;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_25 = _GEN_1 & vat_tail == 5'hA | vat_valids_10;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_26 = _GEN_1 & vat_tail == 5'hB | vat_valids_11;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_27 = _GEN_1 & vat_tail == 5'hC | vat_valids_12;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_28 = _GEN_1 & vat_tail == 5'hD | vat_valids_13;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_29 = _GEN_1 & vat_tail == 5'hE | vat_valids_14;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_30 = _GEN_1 & vat_tail == 5'hF | vat_valids_15;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_31 = _GEN_1 & vat_tail == 5'h10 | vat_valids_16;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_32 = _GEN_1 & vat_tail == 5'h11 | vat_valids_17;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_33 = _GEN_1 & vat_tail == 5'h12 | vat_valids_18;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_34 = _GEN_1 & vat_tail == 5'h13 | vat_valids_19;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_35 = _GEN_1 & vat_tail == 5'h14 | vat_valids_20;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_36 = _GEN_1 & vat_tail == 5'h15 | vat_valids_21;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_37 = _GEN_1 & vat_tail == 5'h16 | vat_valids_22;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_38 = _GEN_1 & vat_tail == 5'h17 | vat_valids_23;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_39 = _GEN_1 & vat_tail == 5'h18 | vat_valids_24;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_40 = _GEN_1 & vat_tail == 5'h19 | vat_valids_25;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_41 = _GEN_1 & vat_tail == 5'h1A | vat_valids_26;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_42 = _GEN_1 & vat_tail == 5'h1B | vat_valids_27;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_43 = _GEN_1 & vat_tail == 5'h1C | vat_valids_28;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_44 = _GEN_1 & vat_tail == 5'h1D | vat_valids_29;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_45 = _GEN_1 & vat_tail == 5'h1E | vat_valids_30;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_46 = _GEN_1 & (&vat_tail) | vat_valids_31;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_47 = vat_tail != vat_head & ~_GEN[vat_head];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :30:25, :32:23, :47:{18,31,34}]
  wire        _GEN_48 = io_vat_release_0_valid & io_vat_release_0_bits == vat_head;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25, :47:57, :122:20, :124:{20,34,50}]
  wire        _GEN_49 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :40:22, :122:20, :125:26]
  wire        _GEN_50 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_51 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h2;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_52 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h3;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_53 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h4;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_54 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h5;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_55 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h6;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_56 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h7;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_57 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h8;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_58 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h9;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_59 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hA;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_60 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hB;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_61 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hC;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_62 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hD;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_63 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hE;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_64 = io_vat_release_0_valid & io_vat_release_0_bits == 5'hF;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_65 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h10;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_66 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h11;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_67 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h12;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_68 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h13;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_69 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h14;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_70 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h15;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_71 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h16;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_72 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h17;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_73 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h18;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_74 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h19;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_75 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1A;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_76 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1B;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_77 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1C;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_78 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1D;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_79 = io_vat_release_0_valid & io_vat_release_0_bits == 5'h1E;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :42:26, :122:20, :125:26]
  wire        _GEN_80 = io_vat_release_0_valid & (&io_vat_release_0_bits);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:40:22, :122:20, :125:26]
  wire        _GEN_81 = io_vat_release_1_valid ? io_vat_release_1_bits == vat_head | _GEN_48 | _GEN_47 : _GEN_48 | _GEN_47;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25, :47:{31,57}, :122:20, :124:{20,34,50}]
  wire        _GEN_82 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h0 | _GEN_49) & _GEN_15 : ~_GEN_49 & _GEN_15;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_83 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1 | _GEN_50) & _GEN_16 : ~_GEN_50 & _GEN_16;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_84 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h2 | _GEN_51) & _GEN_17 : ~_GEN_51 & _GEN_17;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_85 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h3 | _GEN_52) & _GEN_18 : ~_GEN_52 & _GEN_18;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_86 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h4 | _GEN_53) & _GEN_19 : ~_GEN_53 & _GEN_19;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_87 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h5 | _GEN_54) & _GEN_20 : ~_GEN_54 & _GEN_20;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_88 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h6 | _GEN_55) & _GEN_21 : ~_GEN_55 & _GEN_21;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_89 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h7 | _GEN_56) & _GEN_22 : ~_GEN_56 & _GEN_22;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_90 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h8 | _GEN_57) & _GEN_23 : ~_GEN_57 & _GEN_23;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_91 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h9 | _GEN_58) & _GEN_24 : ~_GEN_58 & _GEN_24;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_92 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hA | _GEN_59) & _GEN_25 : ~_GEN_59 & _GEN_25;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_93 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hB | _GEN_60) & _GEN_26 : ~_GEN_60 & _GEN_26;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_94 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hC | _GEN_61) & _GEN_27 : ~_GEN_61 & _GEN_27;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_95 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hD | _GEN_62) & _GEN_28 : ~_GEN_62 & _GEN_28;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_96 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hE | _GEN_63) & _GEN_29 : ~_GEN_63 & _GEN_29;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_97 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'hF | _GEN_64) & _GEN_30 : ~_GEN_64 & _GEN_30;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_98 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h10 | _GEN_65) & _GEN_31 : ~_GEN_65 & _GEN_31;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_99 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h11 | _GEN_66) & _GEN_32 : ~_GEN_66 & _GEN_32;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_100 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h12 | _GEN_67) & _GEN_33 : ~_GEN_67 & _GEN_33;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_101 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h13 | _GEN_68) & _GEN_34 : ~_GEN_68 & _GEN_34;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_102 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h14 | _GEN_69) & _GEN_35 : ~_GEN_69 & _GEN_35;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_103 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h15 | _GEN_70) & _GEN_36 : ~_GEN_70 & _GEN_36;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_104 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h16 | _GEN_71) & _GEN_37 : ~_GEN_71 & _GEN_37;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_105 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h17 | _GEN_72) & _GEN_38 : ~_GEN_72 & _GEN_38;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_106 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h18 | _GEN_73) & _GEN_39 : ~_GEN_73 & _GEN_39;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_107 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h19 | _GEN_74) & _GEN_40 : ~_GEN_74 & _GEN_40;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_108 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1A | _GEN_75) & _GEN_41 : ~_GEN_75 & _GEN_41;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_109 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1B | _GEN_76) & _GEN_42 : ~_GEN_76 & _GEN_42;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_110 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1C | _GEN_77) & _GEN_43 : ~_GEN_77 & _GEN_43;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_111 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1D | _GEN_78) & _GEN_44 : ~_GEN_78 & _GEN_44;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_112 = io_vat_release_1_valid ? ~(io_vat_release_1_bits == 5'h1E | _GEN_79) & _GEN_45 : ~_GEN_79 & _GEN_45;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_113 = io_vat_release_1_valid ? ~((&io_vat_release_1_bits) | _GEN_80) & _GEN_46 : ~_GEN_80 & _GEN_46;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :40:22, :42:26, :122:20, :125:26]
  wire        _GEN_114 = io_vat_release_2_valid & io_vat_release_2_bits == vat_head;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25, :122:20, :124:{20,34,50}]
  wire        _GEN_115 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :122:20, :125:26]
  wire        _GEN_116 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_117 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h2;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_118 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h3;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_119 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h4;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_120 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h5;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_121 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h6;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_122 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h7;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_123 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h8;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_124 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h9;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_125 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hA;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_126 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hB;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_127 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hC;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_128 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hD;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_129 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hE;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_130 = io_vat_release_2_valid & io_vat_release_2_bits == 5'hF;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_131 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h10;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_132 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h11;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_133 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h12;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_134 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h13;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_135 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h14;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_136 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h15;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_137 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h16;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_138 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h17;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_139 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h18;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_140 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h19;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_141 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1A;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_142 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1B;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_143 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1C;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_144 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1D;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_145 = io_vat_release_2_valid & io_vat_release_2_bits == 5'h1E;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:42:26, :122:20, :125:26]
  wire        _GEN_146 = io_vat_release_2_valid & (&io_vat_release_2_bits);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:122:20, :125:26]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
    if (_GEN_11)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      assert__assert_1: assert(_GEN[io_vat_release_0_bits]);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
    if (_GEN_12)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      assert__assert_2: assert(_GEN[io_vat_release_1_bits]);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
    if (_GEN_13)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      assert__assert_3: assert(_GEN[io_vat_release_2_bits]);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
    if (_GEN_14)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:123:13]
      assert__assert_4: assert(_GEN[io_vat_release_3_bits]);	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:32:23, :123:13]
    if (reset) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      debug_id_ctr <= 16'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:27:29]
      vat_valids_0 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_1 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_2 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_3 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_4 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_5 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_6 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_7 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_8 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_9 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_10 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_11 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_12 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_13 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_14 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_15 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_16 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_17 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_18 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_19 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_20 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_21 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_22 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_23 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_24 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_25 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_26 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_27 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_28 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_29 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_30 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_valids_31 <= 1'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
      vat_tail <= 5'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25]
      vat_head <= 5'h0;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :30:25]
    end
    else begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      if (_GEN_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        debug_id_ctr <= debug_id_ctr + 16'h1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:27:29, :44:34]
        vat_tail <= vat_tail + 5'h1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:29:25, :42:26, :43:26]
      end
      if (io_vat_release_3_valid) begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
        vat_valids_0 <= ~(io_vat_release_3_bits == 5'h0 | _GEN_115) & _GEN_82;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :29:25, :122:20, :125:26]
        vat_valids_1 <= ~(io_vat_release_3_bits == 5'h1 | _GEN_116) & _GEN_83;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_2 <= ~(io_vat_release_3_bits == 5'h2 | _GEN_117) & _GEN_84;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_3 <= ~(io_vat_release_3_bits == 5'h3 | _GEN_118) & _GEN_85;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_4 <= ~(io_vat_release_3_bits == 5'h4 | _GEN_119) & _GEN_86;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_5 <= ~(io_vat_release_3_bits == 5'h5 | _GEN_120) & _GEN_87;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_6 <= ~(io_vat_release_3_bits == 5'h6 | _GEN_121) & _GEN_88;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_7 <= ~(io_vat_release_3_bits == 5'h7 | _GEN_122) & _GEN_89;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_8 <= ~(io_vat_release_3_bits == 5'h8 | _GEN_123) & _GEN_90;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_9 <= ~(io_vat_release_3_bits == 5'h9 | _GEN_124) & _GEN_91;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_10 <= ~(io_vat_release_3_bits == 5'hA | _GEN_125) & _GEN_92;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_11 <= ~(io_vat_release_3_bits == 5'hB | _GEN_126) & _GEN_93;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_12 <= ~(io_vat_release_3_bits == 5'hC | _GEN_127) & _GEN_94;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_13 <= ~(io_vat_release_3_bits == 5'hD | _GEN_128) & _GEN_95;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_14 <= ~(io_vat_release_3_bits == 5'hE | _GEN_129) & _GEN_96;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_15 <= ~(io_vat_release_3_bits == 5'hF | _GEN_130) & _GEN_97;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_16 <= ~(io_vat_release_3_bits == 5'h10 | _GEN_131) & _GEN_98;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_17 <= ~(io_vat_release_3_bits == 5'h11 | _GEN_132) & _GEN_99;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_18 <= ~(io_vat_release_3_bits == 5'h12 | _GEN_133) & _GEN_100;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_19 <= ~(io_vat_release_3_bits == 5'h13 | _GEN_134) & _GEN_101;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_20 <= ~(io_vat_release_3_bits == 5'h14 | _GEN_135) & _GEN_102;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_21 <= ~(io_vat_release_3_bits == 5'h15 | _GEN_136) & _GEN_103;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_22 <= ~(io_vat_release_3_bits == 5'h16 | _GEN_137) & _GEN_104;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_23 <= ~(io_vat_release_3_bits == 5'h17 | _GEN_138) & _GEN_105;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_24 <= ~(io_vat_release_3_bits == 5'h18 | _GEN_139) & _GEN_106;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_25 <= ~(io_vat_release_3_bits == 5'h19 | _GEN_140) & _GEN_107;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_26 <= ~(io_vat_release_3_bits == 5'h1A | _GEN_141) & _GEN_108;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_27 <= ~(io_vat_release_3_bits == 5'h1B | _GEN_142) & _GEN_109;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_28 <= ~(io_vat_release_3_bits == 5'h1C | _GEN_143) & _GEN_110;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_29 <= ~(io_vat_release_3_bits == 5'h1D | _GEN_144) & _GEN_111;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_30 <= ~(io_vat_release_3_bits == 5'h1E | _GEN_145) & _GEN_112;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :42:26, :122:20, :125:26]
        vat_valids_31 <= ~((&io_vat_release_3_bits) | _GEN_146) & _GEN_113;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
      end
      else begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:14:14]
        vat_valids_0 <= ~_GEN_115 & _GEN_82;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_1 <= ~_GEN_116 & _GEN_83;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_2 <= ~_GEN_117 & _GEN_84;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_3 <= ~_GEN_118 & _GEN_85;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_4 <= ~_GEN_119 & _GEN_86;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_5 <= ~_GEN_120 & _GEN_87;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_6 <= ~_GEN_121 & _GEN_88;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_7 <= ~_GEN_122 & _GEN_89;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_8 <= ~_GEN_123 & _GEN_90;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_9 <= ~_GEN_124 & _GEN_91;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_10 <= ~_GEN_125 & _GEN_92;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_11 <= ~_GEN_126 & _GEN_93;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_12 <= ~_GEN_127 & _GEN_94;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_13 <= ~_GEN_128 & _GEN_95;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_14 <= ~_GEN_129 & _GEN_96;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_15 <= ~_GEN_130 & _GEN_97;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_16 <= ~_GEN_131 & _GEN_98;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_17 <= ~_GEN_132 & _GEN_99;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_18 <= ~_GEN_133 & _GEN_100;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_19 <= ~_GEN_134 & _GEN_101;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_20 <= ~_GEN_135 & _GEN_102;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_21 <= ~_GEN_136 & _GEN_103;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_22 <= ~_GEN_137 & _GEN_104;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_23 <= ~_GEN_138 & _GEN_105;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_24 <= ~_GEN_139 & _GEN_106;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_25 <= ~_GEN_140 & _GEN_107;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_26 <= ~_GEN_141 & _GEN_108;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_27 <= ~_GEN_142 & _GEN_109;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_28 <= ~_GEN_143 & _GEN_110;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_29 <= ~_GEN_144 & _GEN_111;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_30 <= ~_GEN_145 & _GEN_112;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
        vat_valids_31 <= ~_GEN_146 & _GEN_113;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:28:27, :122:20, :125:26]
      end
      if (io_vat_release_3_valid ? io_vat_release_3_bits == vat_head | _GEN_114 | _GEN_81 : _GEN_114 | _GEN_81)	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25, :122:20, :124:{20,34,50}]
        vat_head <= vat_head + 5'h1;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:30:25, :37:26, :42:26]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
    initial begin	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
        end	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
        debug_id_ctr = _RANDOM[1'h0][15:0];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29]
        vat_valids_0 = _RANDOM[1'h0][16];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_1 = _RANDOM[1'h0][17];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_2 = _RANDOM[1'h0][18];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_3 = _RANDOM[1'h0][19];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_4 = _RANDOM[1'h0][20];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_5 = _RANDOM[1'h0][21];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_6 = _RANDOM[1'h0][22];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_7 = _RANDOM[1'h0][23];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_8 = _RANDOM[1'h0][24];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_9 = _RANDOM[1'h0][25];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_10 = _RANDOM[1'h0][26];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_11 = _RANDOM[1'h0][27];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_12 = _RANDOM[1'h0][28];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_13 = _RANDOM[1'h0][29];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_14 = _RANDOM[1'h0][30];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_15 = _RANDOM[1'h0][31];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29, :28:27]
        vat_valids_16 = _RANDOM[1'h1][0];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_17 = _RANDOM[1'h1][1];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_18 = _RANDOM[1'h1][2];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_19 = _RANDOM[1'h1][3];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_20 = _RANDOM[1'h1][4];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_21 = _RANDOM[1'h1][5];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_22 = _RANDOM[1'h1][6];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_23 = _RANDOM[1'h1][7];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_24 = _RANDOM[1'h1][8];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_25 = _RANDOM[1'h1][9];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_26 = _RANDOM[1'h1][10];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_27 = _RANDOM[1'h1][11];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_28 = _RANDOM[1'h1][12];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_29 = _RANDOM[1'h1][13];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_30 = _RANDOM[1'h1][14];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_valids_31 = _RANDOM[1'h1][15];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27]
        vat_tail = _RANDOM[1'h1][20:16];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27, :29:25]
        vat_head = _RANDOM[1'h1][25:21];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :28:27, :30:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_issue_ready = _GEN_9 ? ~_GEN_10 | io_scalar_resp_ready : ~_GEN_0 & io_dis_ready & (~(io_issue_bits_bits[6:0] == 7'h7 | io_issue_bits_bits[6:0] == 7'h27) | io_mem_ready);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:56:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :32:23, :64:{18,53,57,73}, :91:{52,127}, :92:20, :95:{42,90}, :96:22]
  assign io_mem_valid = ~_GEN_9 & _io_mem_valid_T & io_dis_ready & (io_issue_bits_bits[6:0] == 7'h7 | io_issue_bits_bits[6:0] == 7'h27);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:56:20, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :65:35, :66:18, :91:{52,127}, :93:18]
  assign io_mem_bits_debug_id = debug_id_ctr;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29]
  assign io_mem_bits_base_offset = io_issue_bits_rs1_data[11:0];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :103:27]
  assign io_mem_bits_page = io_issue_bits_page;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_stride = io_issue_bits_rs2_data[11:0];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :104:22]
  assign io_mem_bits_segstart = io_issue_bits_segstart;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_segend = io_issue_bits_segend;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_vstart = issue_inst_vstart;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :72:119, :74:23]
  assign io_mem_bits_vl = issue_inst_vconfig_vl;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :72:119, :73:27]
  assign io_mem_bits_mop = issue_inst_mop;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :78:132, :79:20]
  assign io_mem_bits_vm = io_issue_bits_bits[25];	// @[generators/saturn/src/main/scala/common/Bundles.scala:60:16, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_nf = io_issue_bits_bits[31:29];	// @[generators/saturn/src/main/scala/common/Bundles.scala:63:16, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_idx_size = io_issue_bits_bits[13:12];	// @[generators/saturn/src/main/scala/common/Bundles.scala:58:26, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_mem_bits_elem_size = issue_inst_mop[0] ? io_issue_bits_vconfig_vtype_vsew[1:0] : io_issue_bits_bits[13:12];	// @[generators/saturn/src/main/scala/common/Bundles.scala:58:26, :59:{26,30}, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :14:14, :51:28, :78:132, :79:20]
  assign io_mem_bits_whole_reg = io_issue_bits_bits[24:20] == 5'h8 & io_issue_bits_bits[27:26] == 2'h0;	// @[generators/saturn/src/main/scala/common/Bundles.scala:61:22, :62:18, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :42:26, :115:{44,59,82}]
  assign io_mem_bits_store = io_issue_bits_bits[5];	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :116:39]
  assign io_dis_valid = _io_dis_valid_output;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :65:18, :91:127, :94:18]
  assign io_dis_bits_bits = io_issue_bits_bits;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_vconfig_vl = issue_inst_vconfig_vl;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :72:119, :73:27]
  assign io_dis_bits_vconfig_vtype_vsew = io_issue_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_vconfig_vtype_vlmul_sign = io_issue_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_vconfig_vtype_vlmul_mag = io_issue_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_vstart = issue_inst_vstart;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :72:119, :74:23]
  assign io_dis_bits_segstart = io_issue_bits_segstart;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_segend = io_issue_bits_segend;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_rs1_data = io_issue_bits_rs1_data;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_vat = vat_tail;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :29:25]
  assign io_dis_bits_rm = io_issue_bits_rm;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_emul = io_issue_bits_emul;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_dis_bits_debug_id = debug_id_ctr;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :27:29]
  assign io_dis_bits_mop = issue_inst_mop;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :51:28, :78:132, :79:20]
  assign io_scalar_resp_valid = _GEN_9 & _GEN_10 & io_issue_valid;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :82:24, :91:{52,127}, :95:{42,90}, :97:28]
  assign io_scalar_resp_bits_data = {64{io_issue_bits_bits[15]}};	// @[generators/saturn/src/main/scala/common/Bundles.scala:68:17, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :86:{34,52}]
  assign io_scalar_resp_bits_rd = io_issue_bits_bits[11:7];	// @[generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7]
  assign io_vat_head = vat_head;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :30:25]
  assign io_vat_tail = vat_tail;	// @[generators/saturn/src/main/scala/frontend/Dispatch.scala:13:7, :29:25]
endmodule

