{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 17:59:41 2021 " "Info: Processing started: Tue Dec 14 17:59:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DENG -c DENG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DENG -c DENG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 136 -160 8 152 "CP" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register M60:inst1\|74168:inst1\|49 register M60:inst1\|74168:inst\|15 297.62 MHz 3.36 ns Internal " "Info: Clock \"CP\" has Internal fmax of 297.62 MHz between source register \"M60:inst1\|74168:inst1\|49\" and destination register \"M60:inst1\|74168:inst\|15\" (period= 3.36 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.082 ns + Longest register register " "Info: + Longest register to register delay is 3.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns M60:inst1\|74168:inst1\|49 1 REG LCFF_X4_Y18_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N9; Fanout = 6; REG Node = 'M60:inst1\|74168:inst1\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M60:inst1|74168:inst1|49 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.534 ns) 1.305 ns M60:inst2\|74168:inst1\|78~0 2 COMB LCCOMB_X4_Y18_N26 3 " "Info: 2: + IC(0.771 ns) + CELL(0.534 ns) = 1.305 ns; Loc. = LCCOMB_X4_Y18_N26; Fanout = 3; COMB Node = 'M60:inst2\|74168:inst1\|78~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { M60:inst1|74168:inst1|49 M60:inst2|74168:inst1|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 1.892 ns M60:inst1\|74168:inst\|32~1 3 COMB LCCOMB_X4_Y18_N28 2 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 1.892 ns; Loc. = LCCOMB_X4_Y18_N28; Fanout = 2; COMB Node = 'M60:inst1\|74168:inst\|32~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { M60:inst2|74168:inst1|78~0 M60:inst1|74168:inst|32~1 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1168 1232 456 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.855 ns) 3.082 ns M60:inst1\|74168:inst\|15 4 REG LCFF_X4_Y18_N21 5 " "Info: 4: + IC(0.335 ns) + CELL(0.855 ns) = 3.082 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 5; REG Node = 'M60:inst1\|74168:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { M60:inst1|74168:inst|32~1 M60:inst1|74168:inst|15 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.595 ns ( 51.75 % ) " "Info: Total cell delay = 1.595 ns ( 51.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 48.25 % ) " "Info: Total interconnect delay = 1.487 ns ( 48.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { M60:inst1|74168:inst1|49 M60:inst2|74168:inst1|78~0 M60:inst1|74168:inst|32~1 M60:inst1|74168:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.082 ns" { M60:inst1|74168:inst1|49 {} M60:inst2|74168:inst1|78~0 {} M60:inst1|74168:inst|32~1 {} M60:inst1|74168:inst|15 {} } { 0.000ns 0.771ns 0.381ns 0.335ns } { 0.000ns 0.534ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.950 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CP 1 CLK PIN_4 8 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 136 -160 8 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.666 ns) 2.950 ns M60:inst1\|74168:inst\|15 2 REG LCFF_X4_Y18_N21 5 " "Info: 2: + IC(1.269 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 5; REG Node = 'M60:inst1\|74168:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { CP M60:inst1|74168:inst|15 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 56.98 % ) " "Info: Total cell delay = 1.681 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.269 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.269 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { CP M60:inst1|74168:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { CP {} CP~combout {} M60:inst1|74168:inst|15 {} } { 0.000ns 0.000ns 1.269ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.964 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CP 1 CLK PIN_4 8 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 136 -160 8 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.666 ns) 2.964 ns M60:inst1\|74168:inst1\|49 2 REG LCFF_X4_Y18_N9 6 " "Info: 2: + IC(1.283 ns) + CELL(0.666 ns) = 2.964 ns; Loc. = LCFF_X4_Y18_N9; Fanout = 6; REG Node = 'M60:inst1\|74168:inst1\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP M60:inst1|74168:inst1|49 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 56.71 % ) " "Info: Total cell delay = 1.681 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.283 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CP M60:inst1|74168:inst1|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CP {} CP~combout {} M60:inst1|74168:inst1|49 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { CP M60:inst1|74168:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { CP {} CP~combout {} M60:inst1|74168:inst|15 {} } { 0.000ns 0.000ns 1.269ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CP M60:inst1|74168:inst1|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CP {} CP~combout {} M60:inst1|74168:inst1|49 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { M60:inst1|74168:inst1|49 M60:inst2|74168:inst1|78~0 M60:inst1|74168:inst|32~1 M60:inst1|74168:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.082 ns" { M60:inst1|74168:inst1|49 {} M60:inst2|74168:inst1|78~0 {} M60:inst1|74168:inst|32~1 {} M60:inst1|74168:inst|15 {} } { 0.000ns 0.771ns 0.381ns 0.335ns } { 0.000ns 0.534ns 0.206ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { CP M60:inst1|74168:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { CP {} CP~combout {} M60:inst1|74168:inst|15 {} } { 0.000ns 0.000ns 1.269ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CP M60:inst1|74168:inst1|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CP {} CP~combout {} M60:inst1|74168:inst1|49 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP QLC\[1\] M60:inst1\|74168:inst1\|15 8.552 ns register " "Info: tco from clock \"CP\" to destination pin \"QLC\[1\]\" through register \"M60:inst1\|74168:inst1\|15\" is 8.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.964 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CP 1 CLK PIN_4 8 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 136 -160 8 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.666 ns) 2.964 ns M60:inst1\|74168:inst1\|15 2 REG LCFF_X4_Y18_N5 6 " "Info: 2: + IC(1.283 ns) + CELL(0.666 ns) = 2.964 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 6; REG Node = 'M60:inst1\|74168:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP M60:inst1|74168:inst1|15 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 56.71 % ) " "Info: Total cell delay = 1.681 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.283 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CP M60:inst1|74168:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CP {} CP~combout {} M60:inst1|74168:inst1|15 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.284 ns + Longest register pin " "Info: + Longest register to pin delay is 5.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns M60:inst1\|74168:inst1\|15 1 REG LCFF_X4_Y18_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 6; REG Node = 'M60:inst1\|74168:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M60:inst1|74168:inst1|15 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(3.276 ns) 5.284 ns QLC\[1\] 2 PIN PIN_191 0 " "Info: 2: + IC(2.008 ns) + CELL(3.276 ns) = 5.284 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'QLC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { M60:inst1|74168:inst1|15 QLC[1] } "NODE_NAME" } } { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { { 568 944 1120 584 "QLC\[3..0\]" "" } { 328 600 616 456 "QLC\[0\]" "" } { 376 552 568 520 "QLC\[3\]" "" } { 360 568 584 496 "QLC\[2\]" "" } { 344 584 600 480 "QLC\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 62.00 % ) " "Info: Total cell delay = 3.276 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.008 ns ( 38.00 % ) " "Info: Total interconnect delay = 2.008 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { M60:inst1|74168:inst1|15 QLC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { M60:inst1|74168:inst1|15 {} QLC[1] {} } { 0.000ns 2.008ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CP M60:inst1|74168:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CP {} CP~combout {} M60:inst1|74168:inst1|15 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { M60:inst1|74168:inst1|15 QLC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { M60:inst1|74168:inst1|15 {} QLC[1] {} } { 0.000ns 2.008ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 17:59:41 2021 " "Info: Processing ended: Tue Dec 14 17:59:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
