Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri May 17 19:08:44 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_methodology -file program_loader_test_methodology_drc_routed.rpt -pb program_loader_test_methodology_drc_routed.pb -rpx program_loader_test_methodology_drc_routed.rpx
| Design       : program_loader_test
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 2          |
| TIMING-20 | Warning  | Non-clocked latch              | 35         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch listen_reg cannot be properly analyzed as its control pin listen_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch pl/address_reg[0] cannot be properly analyzed as its control pin pl/address_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch pl/address_reg[1] cannot be properly analyzed as its control pin pl/address_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch pl/address_reg[2] cannot be properly analyzed as its control pin pl/address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch pl/address_reg[3] cannot be properly analyzed as its control pin pl/address_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch pl/address_reg[4] cannot be properly analyzed as its control pin pl/address_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch pl/address_reg[5] cannot be properly analyzed as its control pin pl/address_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch pl/address_reg[6] cannot be properly analyzed as its control pin pl/address_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch pl/checksum_reg[0] cannot be properly analyzed as its control pin pl/checksum_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch pl/checksum_reg[1] cannot be properly analyzed as its control pin pl/checksum_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch pl/checksum_reg[2] cannot be properly analyzed as its control pin pl/checksum_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch pl/checksum_reg[3] cannot be properly analyzed as its control pin pl/checksum_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch pl/checksum_reg[4] cannot be properly analyzed as its control pin pl/checksum_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch pl/checksum_reg[5] cannot be properly analyzed as its control pin pl/checksum_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch pl/checksum_reg[6] cannot be properly analyzed as its control pin pl/checksum_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch pl/checksum_reg[7] cannot be properly analyzed as its control pin pl/checksum_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch pl/done_reg cannot be properly analyzed as its control pin pl/done_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch pl/position_reg[0] cannot be properly analyzed as its control pin pl/position_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch pl/position_reg[1] cannot be properly analyzed as its control pin pl/position_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch pl/test_led_reg[0] cannot be properly analyzed as its control pin pl/test_led_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch pl/test_led_reg[1] cannot be properly analyzed as its control pin pl/test_led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch pl/test_led_reg[2] cannot be properly analyzed as its control pin pl/test_led_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch pl/test_led_reg[3] cannot be properly analyzed as its control pin pl/test_led_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch pl/test_led_reg[4] cannot be properly analyzed as its control pin pl/test_led_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch pl/test_led_reg[5] cannot be properly analyzed as its control pin pl/test_led_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch pl/test_led_reg[6] cannot be properly analyzed as its control pin pl/test_led_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch pl/tx_data_reg[0] cannot be properly analyzed as its control pin pl/tx_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch pl/tx_data_reg[1] cannot be properly analyzed as its control pin pl/tx_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch pl/tx_data_reg[2] cannot be properly analyzed as its control pin pl/tx_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch pl/tx_data_reg[3] cannot be properly analyzed as its control pin pl/tx_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch pl/tx_data_reg[4] cannot be properly analyzed as its control pin pl/tx_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch pl/tx_data_reg[5] cannot be properly analyzed as its control pin pl/tx_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch pl/tx_data_reg[6] cannot be properly analyzed as its control pin pl/tx_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch pl/tx_data_reg[7] cannot be properly analyzed as its control pin pl/tx_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch pl/tx_dv_reg cannot be properly analyzed as its control pin pl/tx_dv_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 35 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


