<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Song_Memory</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI_FULL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI_FULL"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_MEMORY_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL.WIZ_MEMORY_SIZE" spirit:choiceRef="choice_list_ac3b832e">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_FULL_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_FULL_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_full_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL_CLK.ASSOCIATED_BUSIF">S00_AXI_FULL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_FULL_CLK.ASSOCIATED_RESET">s00_axi_full_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI_FULL</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_FULL_mem</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_FULL.S00_AXI_FULL_MEM.OFFSET_BASE_PARAM">C_S00_AXI_FULL_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_FULL.S00_AXI_FULL_MEM.OFFSET_HIGH_PARAM">C_S00_AXI_FULL_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Song_Memory_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>830427ab</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Song_Memory_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>830427ab</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4b2c76b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>048bee95</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>song_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>add</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>note_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_full_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_full_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL ID WIDTH</spirit:displayName>
        <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH&apos;))))" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH&apos;))))" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH&apos;))))" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_FULL_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI FULL BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac3b832e</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Song_Memory_v1_0_S00_AXI_FULL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Song_Memory_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dc17809b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Song_Memory_v1_0_S00_AXI_FULL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Song_Memory_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Song_Memory_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4b2c76b6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL ID WIDTH</spirit:displayName>
      <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_ID_WIDTH" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_FULL_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_FULL_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_AWUSER_WIDTH" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_ARUSER_WIDTH" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_WUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_RUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI FULL BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_BUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI FULL BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_BASEADDR" spirit:order="11" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_FULL_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_FULL_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI FULL HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_FULL_HIGHADDR" spirit:order="12" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_FULL_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Song_Memory_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Song_Memory_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-10-17T21:54:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7390187c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7d3cdf_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691c6feb_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db1bde8_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3e4368_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524ee78c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2f9107_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe0fdb1_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aed0c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4471ff3d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eb9052_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f78481_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103e7521_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bcf26e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1c07e3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9397f6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1366e3d3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a298966_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edcb0e9_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a91197d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7bd55c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44426b7c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5f8e62_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466b55e6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7ae972_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2275f659_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7cbfbd_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f692b3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23542d72_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8de25e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2961b5b3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b5f5a5_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b30f25_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2459be2b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4f0e40_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d40fc0_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3970bdf5_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e53449d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c54ef5_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7281dea4_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f25960_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da895f_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a861cf6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc25761_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12deb7a0_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199770ee_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230f1f9e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a67916c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eae3397_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f453fa_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5281b283_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bca243_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1042ae87_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca7b126_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417b1183_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ede2f4_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533e1c99_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4e4127_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d185150_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f62b1b5_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0148b1_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135647ae_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b44c27e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa2263_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a681d9c_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d41977_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274e6319_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57872622_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e4a717_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312bc106_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d9a74e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddcc0ba_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b13beb_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67781723_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1dba14_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477b51cd_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4f370d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c571b16_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac5589_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c19f6a7_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f5e52f_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125d53d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224e11ae_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7091e9ae_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778dbe04_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57150526_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6202d3c3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2326a8b6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447377b6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb12c6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cadee89_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234fe9bb_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d0ec94_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afca1c1_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522a1970_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67850140_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6cdb3b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1645eafe_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22573e5e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcd4a0e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cbea3a_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18133bee_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c149e3d_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151ecf26_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e280a3_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3923841_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afff361_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262a897b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d48211_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432c2236_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c23ea1b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a67a6e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5280b66f_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff414a9_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1519ec52_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ab72a6_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c418b5b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1153bb14_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ad6fcd_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f75fd8_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f04fa7_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c428c7_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62884f41_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee8fffb_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfb3238_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c83fb2_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5565a2ce_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171853c8_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5402ee2e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c760c14_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a58c83_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f54515_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652ed8ea_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1085e915_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7624075f_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35beb609_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfabf49_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7649c54e_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2e9b_ARCHIVE_LOCATION">c:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/ip_repo/Song_Memory_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fbb213ce"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1bd4e68d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="37a881d3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="57c79507"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="758652f7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b6d41b55"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
