/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [29:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[16] | ~(in_data[78]);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[19] ^ celloutsig_1_13z);
  assign celloutsig_1_2z = celloutsig_1_1z[7:1] + { in_data[177:176], celloutsig_1_0z };
  reg [3:0] _04_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_2z[3:0];
  assign out_data[35:32] = _04_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 15'h0000;
    else _00_ <= { celloutsig_1_2z[5:0], celloutsig_1_1z };
  assign celloutsig_1_1z = { celloutsig_1_0z[4:1], celloutsig_1_0z } & in_data[135:127];
  assign celloutsig_0_2z = in_data[94:73] & in_data[33:12];
  assign celloutsig_0_4z = in_data[77:65] / { 1'h1, celloutsig_0_0z[8:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_1z[7:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } === { celloutsig_1_0z[3], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { _00_[14:7], celloutsig_1_4z } === in_data[176:168];
  assign celloutsig_1_19z = celloutsig_1_8z[9:7] === celloutsig_1_2z[3:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[4:1], celloutsig_1_0z } >= { in_data[108:105], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:2], celloutsig_1_2z } >= { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[16], celloutsig_0_2z, celloutsig_0_1z } < in_data[70:31];
  assign celloutsig_0_9z = { in_data[65:64], celloutsig_0_3z, celloutsig_0_5z } < celloutsig_0_4z[4:1];
  assign celloutsig_0_0z = in_data[34:25] % { 1'h1, in_data[44:36] };
  assign celloutsig_1_8z[9:6] = in_data[157] ? { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z } : { celloutsig_1_1z[8:7], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:1] | in_data[111:108];
  assign celloutsig_1_15z = { in_data[144:122], celloutsig_1_2z } | { celloutsig_1_2z[6:2], celloutsig_1_3z, celloutsig_1_8z[9:6], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z[9:6], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_7z = & { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[168:164] >>> in_data[178:174];
  assign celloutsig_0_1z = in_data[53:37] >>> { celloutsig_0_0z[6:0], celloutsig_0_0z };
  assign celloutsig_1_8z[5:0] = { celloutsig_1_7z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
