<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>parallel_interface_macros.inc</title><link rel="stylesheet" type="text/css" href="../../../styles/main.css" /><script type="text/javascript" src="../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="parallel_interface_macros.inc"></a><a name="Topic21"></a><div class="CTopic TFile LAssembly first">
 <div class="CTitle">parallel_interface_macros.inc</div>
 <div class="CBody"><p>Brief:&nbsp; Parallel Interface related macro definitions</p><div class="CHeading">Includes</div><p>icss_pin_macros.inc time_macros.inc</p></div>
</div>

<a name="Macros"></a><a name="Topic2"></a><div class="CTopic TGroup LAssembly">
 <div class="CTitle">Macros</div>
</div>

<a name="m_read_trigger"></a><a name="Topic22"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_trigger</div>
 <div class="CBody"><p>Drive the RD_PIN low for RD_HIGH_LOW_TIME period and then make it high again</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>CLR(RD_PIN);<br />WAIT(RD_HIGH_LOW_TIME);<br />SET(RD_PIN);<br />WAIT(RD_HIGH_LOW_TIME);</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel16_msb"></a><a name="Topic216"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel16_msb</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 16 data lines mapped to R31[15:0] ENDIAN = MSB =&gt; MSB bits are received first and are aligned to higher pin numbers Example: If receiving 10 bits = data[9:0], they should be available on R31[15:6]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel16_lsb"></a><a name="Topic217"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel16_lsb</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 16 data lines mapped to R31[15:0] ENDIAN = LSB =&gt; LSB bits are received first and are aligned to lower pin numbers Example: If receiving 10 bits = data[9:0], they should be available on R31[9:0]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel8_msb"></a><a name="Topic218"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel8_msb</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 8 data lines mapped to R31[7:0] ENDIAN = MSB =&gt; MSB bits are received first and are aligned to higher pin numbers Example: If receiving 4 bits = data[3:0], they should be available on R31[7:4]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel8_lsb"></a><a name="Topic219"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel8_lsb</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 8 data lines mapped to R31[7:0] ENDIAN = LSB =&gt; LSB bits are received first and are aligned to lower pin numbers Example: If receiving 4 bits = data[3:0], they should be available on R31[3:0]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel16"></a><a name="Topic220"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel16</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 16 data lines mapped to R31[15:0]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ENDIAN</td><td class="CDLDefinition"><p>MSB : MSB Bits are transferred first LSB : LSB Bits are transferred first</p></td></tr><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_read_packet_parallel8"></a><a name="Topic221"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_read_packet_parallel8</div>
 <div class="CBody"><p>Read a data packet from parallel interface with 8 data lines mapped to R31[7:0]</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ENDIAN</td><td class="CDLDefinition"><p>MSB : MSB Bits are transferred first LSB : LSB Bits are transferred first</p></td></tr><tr><td class="CDLEntry">PACKETSIZE</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr><tr><td class="CDLEntry">RD_PIN</td><td class="CDLDefinition"><p>PRU Read Pin to trigger the adc to send data (similar to SCLK)</p></td></tr></table></div>
</div>

<a name="m_parallel_read_packet"></a><a name="Topic222"></a><div class="CTopic TMacro LAssembly">
 <div class="CTitle">m_parallel_read_packet</div>
 <div class="CBody"><p>Read as data packet from parallel interface with following configurations - INTERFACE, ENDIAN, DATAWIDTH</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ENDIAN</td><td class="CDLDefinition"><p>MSB : MSB Bits are transferred first LSB : LSB Bits are transferred first</p></td></tr><tr><td class="CDLEntry">INTERFACE</td><td class="CDLDefinition"><p>PARALLEL16 : 16 bit paralllel interface PARALLEL8&nbsp; : 8 bit paralllel interface</p></td></tr><tr><td class="CDLEntry">DATAWIDTH</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr></table></div>
</div>

<a name="m_parallel_read_frame"></a><a name="Topic223"></a><div class="CTopic TMacro LAssembly last">
 <div class="CTitle">m_parallel_read_frame</div>
 <div class="CBody"><p>Read as data frame composed of data packets from parallel interface</p><p>PEAK cycles: ~ cycle - depends on configuration</p><p>Pseudo code:</p><pre>data_reg = value;</pre><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ENDIAN</td><td class="CDLDefinition"><p>MSB : MSB Bits are transferred first LSB : LSB Bits are transferred first</p></td></tr><tr><td class="CDLEntry">INTERFACE</td><td class="CDLDefinition"><p>PARALLEL16 : 16 bit paralllel interface PARALLEL8&nbsp; : 8 bit paralllel interface</p></td></tr><tr><td class="CDLEntry">DATAWIDTH</td><td class="CDLDefinition"><p>1 to 32</p></td></tr><tr><td class="CDLEntry">RD_HIGH_LOW_TIME</td><td class="CDLDefinition"><p>Period to wait, in ns, after setting control (CS, RD) pins</p></td></tr><tr><td class="CDLEntry">data_reg</td><td class="CDLDefinition"><p>Register to store read data packet (32 bit)</p></td></tr></table></div>
</div>

</body></html>