-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_0_read : OUT STD_LOGIC;
    p_kernel_val_0_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_1_read : OUT STD_LOGIC;
    p_kernel_val_0_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_2_read : OUT STD_LOGIC;
    p_kernel_val_1_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_0_read : OUT STD_LOGIC;
    p_kernel_val_1_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_1_read : OUT STD_LOGIC;
    p_kernel_val_1_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_2_read : OUT STD_LOGIC;
    p_kernel_val_2_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_0_read : OUT STD_LOGIC;
    p_kernel_val_2_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_1_read : OUT STD_LOGIC;
    p_kernel_val_2_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_2_read : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_i_reg_1717 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_i_reg_1717_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1726_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1662 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_1657 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_1743 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1743_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_kernel_val_0_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_2_blk_n : STD_LOGIC;
    signal t_V_1_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg465_i_i_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_i_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_133_i_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_0_i_fu_506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_0_i_reg_1599 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_0_1_i_fu_510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_0_1_i_reg_1604 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_0_2_i_fu_514_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_0_2_i_reg_1609 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_i_fu_518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_i_reg_1614 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_1_i_fu_522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_1_i_reg_1619 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_2_i_fu_526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_2_i_reg_1624 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_i_fu_530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_i_reg_1629 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_1_i_fu_534_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_1_i_reg_1634 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_2_i_fu_538_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_2_i_reg_1639 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_i_fu_548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_i_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond461_i_i_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_reg_1667 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_reg_1671 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_i_fu_800_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_i_reg_1682 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_fu_816_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_reg_1687 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_i_fu_832_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_i_reg_1692 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_0_not_i_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_not_i_reg_1697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_20_fu_849_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_1702 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_857_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_1707 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_865_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_1712 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_i_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op190_read_state6 : BOOLEAN;
    signal ap_predicate_op201_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_i_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_1730 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_i_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1736 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1736_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1743_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1743_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1743_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1747 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_26_fu_1013_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_reg_1753 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1760 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1766 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1136_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1772 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1772_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1777 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1172_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_1782 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_reg_1787 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1444_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_0_1_i_reg_1792 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_2_1_i_fu_1218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_reg_1798 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1451_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp13_reg_1803 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_1_i_fu_1295_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_V_1_i_reg_1808 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_i_fu_1304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_i_reg_1813 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1467_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp14_reg_1818 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_1_fu_1323_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1823 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_1828 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_1833 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_1839 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_1844 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_58_i_fu_1007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1064_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_570_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_118_i_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_fu_642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_i_fu_648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_i_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_i_fu_705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_1_i_fu_711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_fu_729_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_2_i_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_2_i_fu_774_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_i_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_i_fu_661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i496_i_i_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_i_p_assig_fu_792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_1_i_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_1_i_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i496_i_1_i_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_1_i_p_ass_fu_808_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_2_i_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_2_i_fu_787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i496_i_2_i_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_2_i_p_ass_fu_824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_i_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_1_i_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_2_i_fu_861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_880_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_i_fu_941_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_2_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_not_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_959_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1035_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1053_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1071_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1125_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1143_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1161_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1201_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1201_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_fu_1218_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_i_fu_1218_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_1231_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_1231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_1231_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1458_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_0_1_cast_i_fu_1279_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_cast_fu_1288_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_i_fu_1304_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_2_i_fu_1304_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1291_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp_s_fu_1291_p2 : signal is "no";
    signal tmp_29_fu_1312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1316_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_1_2_cast_i_fu_1335_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_V_1_cast_i_fu_1332_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp12_fu_1338_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp23_cast_fu_1344_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_V_2_1_i_fu_1347_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_2_2_i_fu_1360_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_i_fu_1360_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_i_fu_1360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_138_2_2_i_fu_1365_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sum_V_2_1_cast_i_fu_1353_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_s_fu_1377_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_32_fu_1373_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_1369_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_i_i_i_fu_1397_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_i_i_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_i_fu_1423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1444_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1444_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1451_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1451_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1458_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1458_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1467_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1467_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_164 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_181 : BOOLEAN;
    signal ap_enable_state6_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op195_store_state6 : BOOLEAN;
    signal ap_enable_operation_195 : BOOLEAN;
    signal ap_predicate_op202_store_state6 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_enable_operation_167 : BOOLEAN;
    signal ap_enable_operation_184 : BOOLEAN;
    signal ap_predicate_op193_store_state6 : BOOLEAN;
    signal ap_enable_operation_193 : BOOLEAN;
    signal ap_predicate_op200_store_state6 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op169_load_state5 : BOOLEAN;
    signal ap_enable_operation_169 : BOOLEAN;
    signal ap_predicate_op187_load_state6 : BOOLEAN;
    signal ap_enable_operation_187 : BOOLEAN;
    signal ap_predicate_op191_store_state6 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_predicate_op199_store_state6 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1444_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1451_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1458_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1467_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_i_fu_1201_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_i_fu_1304_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_fu_1218_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_1231_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_fu_1360_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_1167 : BOOLEAN;

    component filter2D_hls_mux_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter2D_hls_mac_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component filter2D_hls_mac_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    filter2D_hls_mux_eOg_U21 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_280,
        din1 => right_border_buf_0_1_fu_284,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1753,
        dout => tmp_3_fu_1035_p5);

    filter2D_hls_mux_eOg_U22 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_292,
        din1 => right_border_buf_0_4_fu_296,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1753,
        dout => tmp_4_fu_1053_p5);

    filter2D_hls_mux_eOg_U23 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_300,
        din1 => right_border_buf_0_2_fu_288,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1753,
        dout => tmp_5_fu_1071_p5);

    filter2D_hls_mux_eOg_U24 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1046_p3,
        din1 => col_buf_0_val_1_0_fu_1064_p3,
        din2 => col_buf_0_val_2_0_fu_1082_p3,
        din3 => tmp_20_reg_1702,
        dout => tmp_6_fu_1125_p5);

    filter2D_hls_mux_eOg_U25 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1046_p3,
        din1 => col_buf_0_val_1_0_fu_1064_p3,
        din2 => col_buf_0_val_2_0_fu_1082_p3,
        din3 => tmp_21_reg_1707,
        dout => tmp_7_fu_1143_p5);

    filter2D_hls_mux_eOg_U26 : component filter2D_hls_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1046_p3,
        din1 => col_buf_0_val_1_0_fu_1064_p3,
        din2 => col_buf_0_val_2_0_fu_1082_p3,
        din3 => tmp_22_reg_1712,
        dout => tmp_8_fu_1161_p5);

    filter2D_hls_mac_fYi_U27 : component filter2D_hls_mac_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_1444_p0,
        din1 => grp_fu_1444_p1,
        din2 => r_V_2_0_i_fu_1201_p2,
        dout => grp_fu_1444_p3);

    filter2D_hls_mac_fYi_U28 : component filter2D_hls_mac_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_1451_p0,
        din1 => grp_fu_1451_p1,
        din2 => r_V_2_2_1_i_fu_1231_p2,
        dout => grp_fu_1451_p3);

    filter2D_hls_mac_fYi_U29 : component filter2D_hls_mac_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_1458_p0,
        din1 => grp_fu_1458_p1,
        din2 => r_V_2_1_i_reg_1798,
        dout => grp_fu_1458_p3);

    filter2D_hls_mac_g8j_U30 : component filter2D_hls_mac_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1467_p0,
        din1 => grp_fu_1467_p1,
        din2 => tmp13_reg_1803,
        dout => grp_fu_1467_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond461_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_i_fu_869_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_869_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_1_reg_459 <= j_V_fu_874_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                t_V_1_reg_459 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_448 <= i_V_reg_1652;
            elsif ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_448 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_869_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_i_reg_1736 <= brmerge_i_fu_993_p2;
                or_cond_i_i_i_reg_1726 <= or_cond_i_i_i_fu_921_p2;
                or_cond_i_i_reg_1743 <= or_cond_i_i_fu_998_p2;
                x_reg_1730 <= x_fu_985_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_i_reg_1736_pp0_iter1_reg <= brmerge_i_reg_1736;
                exitcond460_i_i_reg_1717 <= exitcond460_i_i_fu_869_p2;
                exitcond460_i_i_reg_1717_pp0_iter1_reg <= exitcond460_i_i_reg_1717;
                or_cond_i_i_i_reg_1726_pp0_iter1_reg <= or_cond_i_i_i_reg_1726;
                or_cond_i_i_reg_1743_pp0_iter1_reg <= or_cond_i_i_reg_1743;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1652 <= i_V_fu_559_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1662 <= icmp_fu_580_p2;
                tmp_115_i_reg_1675 <= tmp_115_i_fu_598_p2;
                tmp_2_i_reg_1657 <= tmp_2_i_fu_565_p2;
                tmp_93_1_i_reg_1671 <= tmp_93_1_i_fu_592_p2;
                tmp_93_i_reg_1667 <= tmp_93_i_fu_586_p2;
                y_1_i_reg_1687 <= y_1_i_fu_816_p3;
                y_2_i_reg_1692 <= y_2_i_fu_832_p3;
                y_i_reg_1682 <= y_i_fu_800_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1717 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_3_addr_reg_1747 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1760 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1766 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
                tmp_26_reg_1753 <= tmp_26_fu_1013_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1743_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                not_i_i_i_reg_1844 <= not_i_i_i_fu_1407_p2;
                p_Result_s_reg_1833 <= p_Val2_s_fu_1377_p2(19 downto 19);
                p_Val2_1_reg_1839 <= p_Val2_1_fu_1391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond_i_i_reg_1743_pp0_iter2_reg <= or_cond_i_i_reg_1743_pp0_iter1_reg;
                or_cond_i_i_reg_1743_pp0_iter3_reg <= or_cond_i_i_reg_1743_pp0_iter2_reg;
                or_cond_i_i_reg_1743_pp0_iter4_reg <= or_cond_i_i_reg_1743_pp0_iter3_reg;
                src_kernel_win_0_va_6_reg_1772_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_1772;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1743_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_2_1_2_i_reg_1813 <= r_V_2_1_2_i_fu_1304_p2;
                sum_V_1_i_reg_1808 <= sum_V_1_i_fu_1295_p2;
                tmp_1_reg_1823 <= tmp_1_fu_1323_p2;
                tmp_31_reg_1828 <= tmp_31_fu_1329_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1743_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_2_1_i_reg_1798 <= r_V_2_1_i_fu_1218_p2;
                src_kernel_win_0_va_10_reg_1787 <= src_kernel_win_0_va_1_fu_260;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                right_border_buf_0_1_fu_284 <= right_border_buf_0_s_fu_280;
                right_border_buf_0_2_fu_288 <= right_border_buf_0_5_fu_300;
                right_border_buf_0_3_fu_292 <= col_buf_0_val_1_0_fu_1064_p3;
                right_border_buf_0_4_fu_296 <= right_border_buf_0_3_fu_292;
                right_border_buf_0_5_fu_300 <= col_buf_0_val_2_0_fu_1082_p3;
                right_border_buf_0_s_fu_280 <= col_buf_0_val_0_0_fu_1046_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_260 <= src_kernel_win_0_va_fu_256;
                src_kernel_win_0_va_2_fu_264 <= src_kernel_win_0_va_7_fu_1154_p3;
                src_kernel_win_0_va_3_fu_268 <= src_kernel_win_0_va_2_fu_264;
                src_kernel_win_0_va_4_fu_272 <= src_kernel_win_0_va_8_fu_1172_p3;
                src_kernel_win_0_va_5_fu_276 <= src_kernel_win_0_va_4_fu_272;
                src_kernel_win_0_va_fu_256 <= src_kernel_win_0_va_6_fu_1136_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_1772 <= src_kernel_win_0_va_6_fu_1136_p3;
                src_kernel_win_0_va_7_reg_1777 <= src_kernel_win_0_va_7_fu_1154_p3;
                src_kernel_win_0_va_8_reg_1782 <= src_kernel_win_0_va_8_fu_1172_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1743_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                sum_V_0_1_i_reg_1792 <= grp_fu_1444_p3;
                tmp13_reg_1803 <= grp_fu_1451_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1743_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp14_reg_1818 <= grp_fu_1467_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_137_0_1_i_reg_1604 <= tmp_137_0_1_i_fu_510_p1;
                tmp_137_0_2_i_reg_1609 <= tmp_137_0_2_i_fu_514_p1;
                tmp_137_0_i_reg_1599 <= tmp_137_0_i_fu_506_p1;
                tmp_137_1_1_i_reg_1619 <= tmp_137_1_1_i_fu_522_p1;
                tmp_137_1_2_i_reg_1624 <= tmp_137_1_2_i_fu_526_p1;
                tmp_137_1_i_reg_1614 <= tmp_137_1_i_fu_518_p1;
                tmp_137_2_1_i_reg_1634 <= tmp_137_2_1_i_fu_534_p1;
                tmp_137_2_2_i_reg_1639 <= tmp_137_2_2_i_fu_538_p1;
                tmp_137_2_i_reg_1629 <= tmp_137_2_i_fu_530_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_reg_1675 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_20_reg_1702 <= tmp_20_fu_849_p1;
                tmp_21_reg_1707 <= tmp_21_fu_857_p1;
                tmp_22_reg_1712 <= tmp_22_fu_865_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                tmp_48_0_not_i_reg_1697 <= tmp_48_0_not_i_fu_840_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, exitcond461_i_i_fu_554_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_896_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_1_reg_459));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_1743_pp0_iter4_reg, ap_predicate_op190_read_state6, ap_predicate_op201_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op201_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state6 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_1743_pp0_iter4_reg, ap_predicate_op190_read_state6, ap_predicate_op201_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op201_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state6 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_1743_pp0_iter4_reg, ap_predicate_op190_read_state6, ap_predicate_op201_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op201_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state6 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
                ap_block_state1 <= ((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op190_read_state6, ap_predicate_op201_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op201_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_reg_1743_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= ((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_1167_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg)
    begin
                ap_condition_1167 <= ((or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, exitcond461_i_i_fu_554_p2)
    begin
        if (((exitcond461_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_164_assign_proc : process(exitcond460_i_i_reg_1717)
    begin
                ap_enable_operation_164 <= (exitcond460_i_i_reg_1717 = ap_const_lv1_0);
    end process;


    ap_enable_operation_167_assign_proc : process(exitcond460_i_i_reg_1717)
    begin
                ap_enable_operation_167 <= (exitcond460_i_i_reg_1717 = ap_const_lv1_0);
    end process;


    ap_enable_operation_169_assign_proc : process(ap_predicate_op169_load_state5)
    begin
                ap_enable_operation_169 <= (ap_predicate_op169_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_181_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg)
    begin
                ap_enable_operation_181 <= (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_184_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg)
    begin
                ap_enable_operation_184 <= (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_187_assign_proc : process(ap_predicate_op187_load_state6)
    begin
                ap_enable_operation_187 <= (ap_predicate_op187_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_191_assign_proc : process(ap_predicate_op191_store_state6)
    begin
                ap_enable_operation_191 <= (ap_predicate_op191_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_193_assign_proc : process(ap_predicate_op193_store_state6)
    begin
                ap_enable_operation_193 <= (ap_predicate_op193_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_195_assign_proc : process(ap_predicate_op195_store_state6)
    begin
                ap_enable_operation_195 <= (ap_predicate_op195_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(ap_predicate_op199_store_state6)
    begin
                ap_enable_operation_199 <= (ap_predicate_op199_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_store_state6)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_202_assign_proc : process(ap_predicate_op202_store_state6)
    begin
                ap_enable_operation_202 <= (ap_predicate_op202_store_state6 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state6_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state6_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op169_load_state5_assign_proc : process(exitcond460_i_i_reg_1717, brmerge_i_reg_1736)
    begin
                ap_predicate_op169_load_state5 <= ((brmerge_i_reg_1736 = ap_const_lv1_1) and (exitcond460_i_i_reg_1717 = ap_const_lv1_0));
    end process;


    ap_predicate_op187_load_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, brmerge_i_reg_1736_pp0_iter1_reg)
    begin
                ap_predicate_op187_load_state6 <= ((brmerge_i_reg_1736_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op190_read_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662)
    begin
                ap_predicate_op190_read_state6 <= ((or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op191_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_93_i_reg_1667)
    begin
                ap_predicate_op191_store_state6 <= ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op193_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_93_1_i_reg_1671)
    begin
                ap_predicate_op193_store_state6 <= ((tmp_93_1_i_reg_1671 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op195_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_93_i_reg_1667)
    begin
                ap_predicate_op195_store_state6 <= ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op199_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657)
    begin
                ap_predicate_op199_store_state6 <= ((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op200_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657)
    begin
                ap_predicate_op200_store_state6 <= ((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op201_read_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657)
    begin
                ap_predicate_op201_read_state6 <= ((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op202_store_state6_assign_proc : process(exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657)
    begin
                ap_predicate_op202_store_state6 <= ((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond461_i_i_fu_554_p2)
    begin
        if (((exitcond461_i_i_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_993_p2 <= (tmp_6_i_fu_916_p2 or tmp_48_0_not_i_reg_1697);
    col_assign_1_fu_1003_p2 <= std_logic_vector(unsigned(tmp_11_i_fu_488_p2) - unsigned(x_reg_1730));
    col_buf_0_val_0_0_fu_1046_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_i_reg_1736_pp0_iter1_reg(0) = '1') else 
        tmp_3_fu_1035_p5;
    col_buf_0_val_1_0_fu_1064_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_i_reg_1736_pp0_iter1_reg(0) = '1') else 
        tmp_4_fu_1053_p5;
    col_buf_0_val_2_0_fu_1082_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_reg_1736_pp0_iter1_reg(0) = '1') else 
        tmp_5_fu_1071_p5;
    exitcond460_i_i_fu_869_p2 <= "1" when (t_V_1_reg_459 = tmp_i_fu_470_p2) else "0";
    exitcond461_i_i_fu_554_p2 <= "1" when (t_V_reg_448 = tmp_1_i_fu_476_p2) else "0";
    grp_fu_1444_p0 <= grp_fu_1444_p00(8 - 1 downto 0);
    grp_fu_1444_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_272),16));
    grp_fu_1444_p1 <= tmp_137_0_1_i_reg_1604(8 - 1 downto 0);
    grp_fu_1451_p0 <= grp_fu_1451_p00(8 - 1 downto 0);
    grp_fu_1451_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_264),16));
    grp_fu_1451_p1 <= tmp_137_1_1_i_reg_1619(8 - 1 downto 0);
    grp_fu_1458_p0 <= grp_fu_1458_p00(8 - 1 downto 0);
    grp_fu_1458_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_1782),16));
    grp_fu_1458_p1 <= tmp_137_0_2_i_reg_1609(8 - 1 downto 0);
    grp_fu_1467_p0 <= grp_fu_1467_p00(8 - 1 downto 0);
    grp_fu_1467_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_10_reg_1787),16));
    grp_fu_1467_p1 <= tmp_137_2_i_reg_1629(8 - 1 downto 0);
    i_V_fu_559_p2 <= std_logic_vector(unsigned(t_V_reg_448) + unsigned(ap_const_lv32_1));
    icmp1_fu_890_p2 <= "0" when (tmp_23_fu_880_p4 = ap_const_lv31_0) else "1";
    icmp_fu_580_p2 <= "0" when (tmp_11_fu_570_p4 = ap_const_lv31_0) else "1";
    j_V_fu_874_p2 <= std_logic_vector(unsigned(t_V_1_reg_459) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_1747;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_i_reg_1667, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_i_reg_1667, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_1760;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_1_i_reg_1671, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_1_i_reg_1671 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_1_i_reg_1671, k_buf_0_val_3_q0, ap_condition_1167)
    begin
        if ((ap_const_boolean_1 = ap_condition_1167)) then
            if (((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_93_1_i_reg_1671 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_1_i_reg_1671, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_1_i_reg_1671 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_58_i_fu_1007_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_1766;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_i_reg_1667, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_i_reg_1667, k_buf_0_val_4_q0, ap_condition_1167)
    begin
        if ((ap_const_boolean_1 = ap_condition_1167)) then
            if (((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_93_i_reg_1667 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657, tmp_93_i_reg_1667, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_93_i_reg_1667 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_fu_1407_p2 <= "0" when (p_Result_1_i_i_i_fu_1397_p4 = ap_const_lv12_0) else "1";
    or_cond_i496_i_1_i_fu_691_p2 <= (tmp_120_1_i_fu_686_p2 and rev1_fu_680_p2);
    or_cond_i496_i_2_i_fu_754_p2 <= (tmp_120_2_i_fu_749_p2 and rev2_fu_743_p2);
    or_cond_i496_i_i_fu_628_p2 <= (tmp_120_i_fu_623_p2 and rev_fu_617_p2);
    or_cond_i_i_fu_998_p2 <= (icmp_reg_1662 and icmp1_fu_890_p2);
    or_cond_i_i_i_fu_921_p2 <= (tmp_6_i_fu_916_p2 and rev3_fu_910_p2);
    overflow_fu_1418_p2 <= (tmp_i_i_i_fu_1413_p2 and not_i_i_i_reg_1844);
    p_Result_1_i_i_i_fu_1397_p4 <= p_Val2_s_fu_1377_p2(19 downto 8);
    p_Val2_1_fu_1391_p2 <= std_logic_vector(unsigned(tmp_32_fu_1373_p1) + unsigned(tmp_2_fu_1369_p2));
    p_Val2_s_fu_1377_p2 <= std_logic_vector(signed(tmp_138_2_2_i_fu_1365_p1) + signed(sum_V_2_1_cast_i_fu_1353_p1));
    p_assign_1_fu_935_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_1_reg_459));
    p_assign_2_fu_954_p2 <= std_logic_vector(unsigned(tmp_10_i_fu_548_p2) - unsigned(p_p2_i_i_i_fu_941_p3));
    p_assign_3_fu_959_p3 <= 
        ImagLoc_x_fu_896_p2 when (or_cond_i_i_i_fu_921_p2(0) = '1') else 
        p_assign_2_fu_954_p2;
    p_assign_6_1_i_fu_666_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_448));
    p_assign_6_2_i_fu_729_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_448));
    p_assign_7_1_i_fu_705_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_448));
    p_assign_7_2_i_fu_768_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_448));
    p_assign_7_i_fu_642_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_448));
    p_assign_8_1_i_fu_724_p2 <= std_logic_vector(unsigned(tmp_133_i_fu_500_p2) - unsigned(p_p2_i497_i_1_i_fu_711_p3));
    p_assign_8_2_i_fu_787_p2 <= std_logic_vector(unsigned(tmp_133_i_fu_500_p2) - unsigned(p_p2_i497_i_2_i_fu_774_p3));
    p_assign_8_i_fu_661_p2 <= std_logic_vector(unsigned(tmp_133_i_fu_500_p2) - unsigned(p_p2_i497_i_i_fu_648_p3));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_1743_pp0_iter4_reg)
    begin
        if (((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_mux_i_i_cast_i_fu_1423_p3 when (tmp_1_i_i_i_fu_1431_p2(0) = '1') else 
        p_Val2_1_reg_1839;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_i_reg_1743_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_1743_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_blk_n <= p_kernel_val_0_V_0_empty_n;
        else 
            p_kernel_val_0_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_blk_n <= p_kernel_val_0_V_1_empty_n;
        else 
            p_kernel_val_0_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_blk_n <= p_kernel_val_0_V_2_empty_n;
        else 
            p_kernel_val_0_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_blk_n <= p_kernel_val_1_V_0_empty_n;
        else 
            p_kernel_val_1_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_blk_n <= p_kernel_val_1_V_1_empty_n;
        else 
            p_kernel_val_1_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_blk_n <= p_kernel_val_1_V_2_empty_n;
        else 
            p_kernel_val_1_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_blk_n <= p_kernel_val_2_V_0_empty_n;
        else 
            p_kernel_val_2_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_blk_n <= p_kernel_val_2_V_1_empty_n;
        else 
            p_kernel_val_2_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_blk_n <= p_kernel_val_2_V_2_empty_n;
        else 
            p_kernel_val_2_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_2_read <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_i_fu_1423_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_i_fu_1413_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg465_i_i_fu_482_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V));
    p_p2_i497_i_1_i_fu_711_p3 <= 
        p_assign_7_1_i_fu_705_p2 when (tmp_17_fu_697_p3(0) = '1') else 
        p_assign_6_1_i_fu_666_p2;
    p_p2_i497_i_1_i_p_ass_fu_808_p3 <= 
        p_p2_i497_i_1_i_fu_711_p3 when (tmp_131_1_i_fu_719_p2(0) = '1') else 
        p_assign_8_1_i_fu_724_p2;
    p_p2_i497_i_2_i_fu_774_p3 <= 
        p_assign_7_2_i_fu_768_p2 when (tmp_19_fu_760_p3(0) = '1') else 
        p_assign_6_2_i_fu_729_p2;
    p_p2_i497_i_2_i_p_ass_fu_824_p3 <= 
        p_p2_i497_i_2_i_fu_774_p3 when (tmp_131_2_i_fu_782_p2(0) = '1') else 
        p_assign_8_2_i_fu_787_p2;
    p_p2_i497_i_i_fu_648_p3 <= 
        p_assign_7_i_fu_642_p2 when (tmp_13_fu_634_p3(0) = '1') else 
        tmp_118_i_fu_603_p2;
    p_p2_i497_i_i_p_assig_fu_792_p3 <= 
        p_p2_i497_i_i_fu_648_p3 when (tmp_131_i_fu_656_p2(0) = '1') else 
        p_assign_8_i_fu_661_p2;
    p_p2_i_i_i_fu_941_p3 <= 
        p_assign_1_fu_935_p2 when (tmp_25_fu_927_p3(0) = '1') else 
        ImagLoc_x_fu_896_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_i_reg_1717_pp0_iter1_reg, or_cond_i_i_i_reg_1726_pp0_iter1_reg, icmp_reg_1662, tmp_2_i_reg_1657)
    begin
        if ((((tmp_2_i_reg_1657 = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_i_reg_1726_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1662 = ap_const_lv1_0) and (exitcond460_i_i_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op190_read_state6, ap_predicate_op201_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op201_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op190_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_0_i_fu_1201_p0 <= r_V_2_0_i_fu_1201_p00(8 - 1 downto 0);
    r_V_2_0_i_fu_1201_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_276),16));
    r_V_2_0_i_fu_1201_p1 <= tmp_137_0_i_reg_1599(8 - 1 downto 0);
    r_V_2_0_i_fu_1201_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_0_i_fu_1201_p0) * signed(r_V_2_0_i_fu_1201_p1))), 16));
    r_V_2_1_2_i_fu_1304_p0 <= r_V_2_1_2_i_fu_1304_p00(8 - 1 downto 0);
    r_V_2_1_2_i_fu_1304_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_reg_1777),16));
    r_V_2_1_2_i_fu_1304_p1 <= tmp_137_1_2_i_reg_1624(8 - 1 downto 0);
    r_V_2_1_2_i_fu_1304_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_1_2_i_fu_1304_p0) * signed(r_V_2_1_2_i_fu_1304_p1))), 16));
    r_V_2_1_i_fu_1218_p0 <= r_V_2_1_i_fu_1218_p00(8 - 1 downto 0);
    r_V_2_1_i_fu_1218_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_268),16));
    r_V_2_1_i_fu_1218_p1 <= tmp_137_1_i_reg_1614(8 - 1 downto 0);
    r_V_2_1_i_fu_1218_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_1_i_fu_1218_p0) * signed(r_V_2_1_i_fu_1218_p1))), 16));
    r_V_2_2_1_i_fu_1231_p0 <= r_V_2_2_1_i_fu_1231_p00(8 - 1 downto 0);
    r_V_2_2_1_i_fu_1231_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_256),16));
    r_V_2_2_1_i_fu_1231_p1 <= tmp_137_2_1_i_reg_1634(8 - 1 downto 0);
    r_V_2_2_1_i_fu_1231_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_2_1_i_fu_1231_p0) * signed(r_V_2_2_1_i_fu_1231_p1))), 16));
    r_V_2_2_2_i_fu_1360_p0 <= r_V_2_2_2_i_fu_1360_p00(8 - 1 downto 0);
    r_V_2_2_2_i_fu_1360_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_1772_pp0_iter3_reg),16));
    r_V_2_2_2_i_fu_1360_p1 <= tmp_137_2_2_i_reg_1639(8 - 1 downto 0);
    r_V_2_2_2_i_fu_1360_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_2_2_i_fu_1360_p0) * signed(r_V_2_2_2_i_fu_1360_p1))), 16));
    rev1_fu_680_p2 <= (tmp_16_fu_672_p3 xor ap_const_lv1_1);
    rev2_fu_743_p2 <= (tmp_18_fu_735_p3 xor ap_const_lv1_1);
    rev3_fu_910_p2 <= (tmp_24_fu_902_p3 xor ap_const_lv1_1);
    rev_fu_617_p2 <= (tmp_12_fu_609_p3 xor ap_const_lv1_1);
    row_assign_8_1_i_fu_853_p2 <= std_logic_vector(unsigned(p_neg465_i_i_fu_482_p2) - unsigned(y_1_i_reg_1687));
    row_assign_8_2_i_fu_861_p2 <= std_logic_vector(unsigned(p_neg465_i_i_fu_482_p2) - unsigned(y_2_i_reg_1692));
    row_assign_8_i_fu_845_p2 <= std_logic_vector(unsigned(p_neg465_i_i_fu_482_p2) - unsigned(y_i_reg_1682));
    sel_tmp7_fu_973_p2 <= (tmp_6_i_not_fu_967_p2 or tmp_24_fu_902_p3);
    sel_tmp8_fu_979_p2 <= (tmp_8_i_fu_949_p2 and sel_tmp7_fu_973_p2);
    src_kernel_win_0_va_6_fu_1136_p3 <= 
        tmp_6_fu_1125_p5 when (tmp_115_i_reg_1675(0) = '1') else 
        col_buf_0_val_0_0_fu_1046_p3;
    src_kernel_win_0_va_7_fu_1154_p3 <= 
        tmp_7_fu_1143_p5 when (tmp_115_i_reg_1675(0) = '1') else 
        col_buf_0_val_1_0_fu_1064_p3;
    src_kernel_win_0_va_8_fu_1172_p3 <= 
        tmp_8_fu_1161_p5 when (tmp_115_i_reg_1675(0) = '1') else 
        col_buf_0_val_2_0_fu_1082_p3;
        sum_V_0_1_cast_i_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_1_i_reg_1792),18));

        sum_V_1_cast_i_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_1_i_reg_1808),19));

    sum_V_1_i_fu_1295_p2 <= std_logic_vector(signed(sum_V_0_1_cast_i_fu_1279_p1) + signed(tmp19_cast_fu_1288_p1));
        sum_V_2_1_cast_i_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_2_1_i_fu_1347_p2),20));

    sum_V_2_1_i_fu_1347_p2 <= std_logic_vector(unsigned(tmp12_fu_1338_p2) + unsigned(tmp23_cast_fu_1344_p1));
    tmp12_fu_1338_p2 <= std_logic_vector(signed(tmp_138_1_2_cast_i_fu_1335_p1) + signed(sum_V_1_cast_i_fu_1332_p1));
        tmp19_cast_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1458_p3),18));

        tmp23_cast_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp14_reg_1818),19));

    tmp_10_i_fu_548_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_9_fu_542_p2));
    tmp_115_i_fu_598_p2 <= "1" when (unsigned(t_V_reg_448) > unsigned(p_src_rows_V)) else "0";
    tmp_118_i_fu_603_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_448));
    tmp_11_fu_570_p4 <= t_V_reg_448(31 downto 1);
    tmp_11_i_fu_488_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_cols_V));
    tmp_120_1_i_fu_686_p2 <= "1" when (signed(p_assign_6_1_i_fu_666_p2) < signed(p_src_rows_V)) else "0";
    tmp_120_2_i_fu_749_p2 <= "1" when (signed(p_assign_6_2_i_fu_729_p2) < signed(p_src_rows_V)) else "0";
    tmp_120_i_fu_623_p2 <= "1" when (signed(tmp_118_i_fu_603_p2) < signed(p_src_rows_V)) else "0";
    tmp_12_fu_609_p3 <= tmp_118_i_fu_603_p2(31 downto 31);
    tmp_131_1_i_fu_719_p2 <= "1" when (signed(p_p2_i497_i_1_i_fu_711_p3) < signed(p_src_rows_V)) else "0";
    tmp_131_2_i_fu_782_p2 <= "1" when (signed(p_p2_i497_i_2_i_fu_774_p3) < signed(p_src_rows_V)) else "0";
    tmp_131_i_fu_656_p2 <= "1" when (signed(p_p2_i497_i_i_fu_648_p3) < signed(p_src_rows_V)) else "0";
    tmp_133_i_fu_500_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_494_p2));
        tmp_137_0_1_i_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_dout),16));

        tmp_137_0_2_i_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_dout),16));

        tmp_137_0_i_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_0_dout),16));

        tmp_137_1_1_i_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_1_dout),16));

        tmp_137_1_2_i_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_2_dout),16));

        tmp_137_1_i_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_dout),16));

        tmp_137_2_1_i_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_dout),16));

        tmp_137_2_2_i_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_2_dout),16));

        tmp_137_2_i_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_dout),16));

        tmp_138_1_2_cast_i_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_i_reg_1813),19));

        tmp_138_2_2_i_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_i_fu_1360_p2),20));

    tmp_13_fu_634_p3 <= tmp_118_i_fu_603_p2(31 downto 31);
    tmp_16_fu_672_p3 <= p_assign_6_1_i_fu_666_p2(31 downto 31);
    tmp_17_fu_697_p3 <= p_assign_6_1_i_fu_666_p2(31 downto 31);
    tmp_18_fu_735_p3 <= p_assign_6_2_i_fu_729_p2(31 downto 31);
    tmp_19_fu_760_p3 <= p_assign_6_2_i_fu_729_p2(31 downto 31);
    tmp_1_fu_1323_p2 <= std_logic_vector(unsigned(tmp_29_fu_1312_p1) + unsigned(tmp_30_fu_1316_p1));
    tmp_1_i_fu_476_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_rows_V));
    tmp_1_i_i_i_fu_1431_p2 <= (p_Result_s_reg_1833 or overflow_fu_1418_p2);
    tmp_20_fu_849_p1 <= row_assign_8_i_fu_845_p2(2 - 1 downto 0);
    tmp_21_fu_857_p1 <= row_assign_8_1_i_fu_853_p2(2 - 1 downto 0);
    tmp_22_fu_865_p1 <= row_assign_8_2_i_fu_861_p2(2 - 1 downto 0);
    tmp_23_fu_880_p4 <= t_V_1_reg_459(31 downto 1);
    tmp_24_fu_902_p3 <= ImagLoc_x_fu_896_p2(31 downto 31);
    tmp_25_fu_927_p3 <= ImagLoc_x_fu_896_p2(31 downto 31);
    tmp_26_fu_1013_p1 <= col_assign_1_fu_1003_p2(2 - 1 downto 0);
    tmp_29_fu_1312_p1 <= tmp_s_fu_1291_p2(8 - 1 downto 0);
    tmp_2_fu_1369_p2 <= std_logic_vector(unsigned(tmp_31_reg_1828) + unsigned(tmp_1_reg_1823));
    tmp_2_i_fu_565_p2 <= "1" when (unsigned(t_V_reg_448) < unsigned(p_src_rows_V)) else "0";
    tmp_30_fu_1316_p1 <= r_V_2_1_2_i_fu_1304_p2(8 - 1 downto 0);
    tmp_31_fu_1329_p1 <= grp_fu_1467_p3(8 - 1 downto 0);
    tmp_32_fu_1373_p1 <= r_V_2_2_2_i_fu_1360_p2(8 - 1 downto 0);
    tmp_48_0_not_i_fu_840_p2 <= (tmp_2_i_reg_1657 xor ap_const_lv1_1);
    tmp_58_i_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1730),64));
    tmp_6_i_fu_916_p2 <= "1" when (signed(ImagLoc_x_fu_896_p2) < signed(p_src_cols_V)) else "0";
    tmp_6_i_not_fu_967_p2 <= (tmp_6_i_fu_916_p2 xor ap_const_lv1_1);
    tmp_8_i_fu_949_p2 <= "1" when (signed(p_p2_i_i_i_fu_941_p3) < signed(p_src_cols_V)) else "0";
    tmp_93_1_i_fu_592_p2 <= "1" when (t_V_reg_448 = ap_const_lv32_0) else "0";
    tmp_93_i_fu_586_p2 <= "1" when (t_V_reg_448 = ap_const_lv32_1) else "0";
    tmp_9_fu_542_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_fu_494_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_fu_470_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_cols_V));
    tmp_i_i_i_fu_1413_p2 <= (p_Result_s_reg_1833 xor ap_const_lv1_1);
    tmp_s_fu_1291_p2 <= std_logic_vector(signed(grp_fu_1458_p3) + signed(sum_V_0_1_i_reg_1792));
    x_fu_985_p3 <= 
        p_p2_i_i_i_fu_941_p3 when (sel_tmp8_fu_979_p2(0) = '1') else 
        p_assign_3_fu_959_p3;
    y_1_i_fu_816_p3 <= 
        p_assign_6_1_i_fu_666_p2 when (or_cond_i496_i_1_i_fu_691_p2(0) = '1') else 
        p_p2_i497_i_1_i_p_ass_fu_808_p3;
    y_2_i_fu_832_p3 <= 
        p_assign_6_2_i_fu_729_p2 when (or_cond_i496_i_2_i_fu_754_p2(0) = '1') else 
        p_p2_i497_i_2_i_p_ass_fu_824_p3;
    y_i_fu_800_p3 <= 
        tmp_118_i_fu_603_p2 when (or_cond_i496_i_i_fu_628_p2(0) = '1') else 
        p_p2_i497_i_i_p_assig_fu_792_p3;
end behav;
