---
author: kevbroch
comments: false
date: 2012-05-18 18:52:02+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/hc01/
slug: hc01
title: "\n\t\t\t\tHC01 (1989)\t\t"
wordpress_id: 298
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >June 26-27, 1989
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Kresge Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/1_Sun/HC1.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc01/1_Sun/committees.html)
</td>
</tr>
</tbody>
</table>


### 




### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, June 26, 1989
</tr>
<tr valign="top" >

<td >**Opening Remarks**
08:45-09:00
</td>

<td >**General Chair: **Robert G. Stewart [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/1_Sun/HC1.Welcome-GC.pdf)
</td>
</tr>
<tr valign="top" >

<td height="229" >**Session 1**
09:00-10:45
</td>

<td >**New SPARC CPUs **
**Chair: **Dave Ditzel, Sun Microsystems
_Cypress SPARC Program Overview_, Raju Vegesna (Ross Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.1.pdf)

_ECL SPARC Chip Set_, Anant Agrawal (Sun Microsystems/Bipolar Integrated Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.2.pdf)

_The Architecture of the P1 – A 250MHz SPARC in GaAs_, Pete Wilson (Prisma) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S1/HC1.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:00-12:30
</td>

<td >**RISC CPU Updates **
**Chair: **Forest Baskett, Silicon Graphics
_Fujitsu SPARC Chip Set Update_, Rolando Carreras (Fujitsu Microelectronics)

_L64815 MCT Overview_, Douglas Grundman (LSI Logic)

_88K Family Update_, Mitch Alsup (Motorola)

_MIPS RISC Architecture_, John Mashey (MIPS Computer) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S2/HC1.2.4.pdf)

_Clipper Update_, Harlan McGhan (Intergraph)
</td>
</tr>
<tr valign="top" >

<td height="74" >**Keynote 1**
13:30-14:15
</td>

<td >**Bumps on the Path to Floating Point Progress
Invited Speaker:** Professor W. Kahan, University of California, Berkeley [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/2_Mon/HC1.S3/HC1.3.1.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4 **
14:30-15:30
</td>

<td >**New Processor Architecture **
**Chair: **Jack Grimes, MASS Microsystems_Intel I860 Million Transistor 64-bit Microprocessor_, Les Kohn (Intel)
</td>
</tr>
<tr valign="top" >

<td height="155" >**Session 5 **
15:00-16:30
</td>

<td >**Floating Point Processors **
**Chair: **Dave Goldberg, Xerox Corporation_ABACUS 3170/3171 Single Chip FP Coprocessor for SPARC_, Allen Samuels, Mark Birman (Weitek)

_The TMS390C602 SPARC FPU_, Merrick Darley (Texas Instruments)

_L64814: LSI Logic's SPARC Floating Point Coprocessor_, Peng Ang (LSI Logic)

_The MIPS R3010 FPU_, Earl Killian (MIPS Computer)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, June 27, 1989
</tr>
<tr valign="top" >

<td >**Session 6 **
08:45-10:30
</td>

<td >**New CISC CPUs **
**Chair: **Mark Horowitz, Stanford University

_Motorola 68040 Introduction_, Motorola Semiconductor

_Intel's I486 Processor Architecture_, John Crawford (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/3_Tue/HC1.S6/HC1.6.2.pdf)

_Pipeline Control for a Single-Cycle VLSI Implementation of a Complex Instruction Set Computer_, David R. Stiles, Harold L. McFarland (NextGen)
</td>
</tr>
<tr valign="top" >

<td >**Session 7 **
10:45-12:30
</td>

<td >**Embedded CPUs **
**Chair: **John Wakerly, Stanford University_Intel's 960 RISC Family_, Steve McGeady (Intel)

_Meeting the Embedded Challenge: National's NS32GX32, The New Generation_, Jonathan Levy (National Semiconductor) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/3_Tue/HC1.S7/HC1.7.2.pdf)

_AMD 29000 Update_, Brett Stewart (AMD)
</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
13:30-15:00
</td>

<td >**Graphics Coprocessors **
**Chair: **Jack Grimes, MASS Microsystems

_The TMS34020 Graphics System Processor and the TMS34082 Floating Point Co-Processor_, Mike Asal (Texas Instruments) 

_Sun GX Graphics Workstations, The Standard for Graphics Performance from the Desktop to Powerful Deskside Systems_, Curtis Priem (Sun) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc01/3_Tue/HC1.S8/HC1.8.2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Session **
15:30-17:00
</td>

<td >**Compiler Issues with HOT Chips **
**Chair: **John Mashey, MIPS Computer**Presenters:
**Tom Pennello (MetaWare)
Steve Johnson (Ardent Computer)
Steve Glanville (Silicon Valley Software Trio)
Michael Tiemann (Stanford University)
</td>
</tr>
</tbody>
</table>		
