$date
	Sat Sep  7 22:13:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Vedic_2x2_tb $end
$var wire 4 ! Result [3:0] $end
$var reg 2 " In_1 [1:0] $end
$var reg 2 # In_2 [1:0] $end
$scope module DUI $end
$var wire 2 $ In_1 [1:0] $end
$var wire 2 % In_2 [1:0] $end
$var wire 3 & temp [2:0] $end
$var wire 1 ' Sum_1 $end
$var wire 4 ( Result [3:0] $end
$scope module H1 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 ' Cout $end
$var wire 1 + Sum $end
$upscope $end
$scope module H2 $end
$var wire 1 , A $end
$var wire 1 ' B $end
$var wire 1 - Cout $end
$var wire 1 . Sum $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 / i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 0 j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
b0 /
0.
0-
0,
0+
0*
0)
b0 (
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b1 #
b1 %
b1 0
#40
b10 #
b10 %
b10 0
#60
b11 #
b11 %
b11 0
#80
b0 #
b0 %
b1 "
b1 $
b1 /
b0 0
#100
b1 !
b1 (
b1 #
b1 %
b1 0
#120
1+
1*
b10 !
b10 (
b10 &
b10 #
b10 %
b10 0
#140
b11 !
b11 (
b11 #
b11 %
b11 0
#160
0+
0*
b0 !
b0 (
b0 &
b0 #
b0 %
b10 "
b10 $
b10 /
b0 0
#180
b10 !
b10 (
1+
1)
b1 &
b1 #
b1 %
b1 0
#200
0+
b100 !
b100 (
1.
0)
1,
b100 &
b10 #
b10 %
b10 0
#220
b110 !
b110 (
1+
1)
b101 &
b11 #
b11 %
b11 0
#240
0+
b0 !
b0 (
0.
0)
0,
b0 &
b0 #
b0 %
b11 "
b11 $
b11 /
b0 0
#260
1+
1)
b11 !
b11 (
b1 &
b1 #
b1 %
b1 0
#280
1.
0)
1*
1,
b110 !
b110 (
b110 &
b10 #
b10 %
b10 0
#300
0.
1-
0+
1'
1)
b1001 !
b1001 (
b111 &
b11 #
b11 %
b11 0
#320
b100 /
b100 0
