{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703063357314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703063357322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 10:09:17 2023 " "Processing started: Wed Dec 20 10:09:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703063357322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063357322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_rayane -c spi_rayane " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_rayane -c spi_rayane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063357322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703063357994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703063357994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/synthesis/nios.vhd" "" { Text "E:/TP_VHDL/spi/nios/synthesis/nios.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366493 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.vhd" "" { Text "E:/TP_VHDL/spi/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366525 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366572 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703063366572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366572 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "nios/synthesis/submodules/nios_sysid_qsys_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_out " "Found entity 1: nios_data_out" {  } { { "nios/synthesis/submodules/nios_data_out.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_in " "Found entity 1: nios_data_in" {  } { { "nios/synthesis/submodules/nios_data_in.v" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traitement-TRT " "Found design unit 1: traitement-TRT" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366681 ""} { "Info" "ISGN_ENTITY_NAME" "1 traitement " "Found entity 1: traitement" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1M-DIV " "Found design unit 1: div_1M-DIV" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366697 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1M " "Found entity 1: div_1M" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csconv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csconv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSconv-ADC " "Found design unit 1: CSconv-ADC" {  } { { "CSconv.vhd" "" { Text "E:/TP_VHDL/spi/CSconv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSconv " "Found entity 1: CSconv" {  } { { "CSconv.vhd" "" { Text "E:/TP_VHDL/spi/CSconv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devis_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file devis_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 devis_clk-DIV2 " "Found design unit 1: devis_clk-DIV2" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""} { "Info" "ISGN_ENTITY_NAME" "1 devis_clk " "Found entity 1: devis_clk" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_spi-bdf_type " "Found design unit 1: top_spi-bdf_type" {  } { { "top_spi.vhd" "" { Text "E:/TP_VHDL/spi/top_spi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_spi " "Found entity 1: top_spi" {  } { { "top_spi.vhd" "" { Text "E:/TP_VHDL/spi/top_spi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mylib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mylib " "Found design unit 1: mylib" {  } { { "mylib.vhd" "" { Text "E:/TP_VHDL/spi/mylib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rayane.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spi_rayane.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_rayane " "Found entity 1: spi_rayane" {  } { { "spi_rayane.bdf" "" { Schematic "E:/TP_VHDL/spi/spi_rayane.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-top_arch1 " "Found design unit 1: TOP-top_arch1" {  } { { "TOP.vhd" "" { Text "E:/TP_VHDL/spi/TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366713 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "TOP.vhd" "" { Text "E:/TP_VHDL/spi/TOP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib " "Found design unit 1: lib" {  } { { "lib.vhd" "" { Text "E:/TP_VHDL/spi/lib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703063366713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063366713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_spi " "Elaborating entity \"top_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703063366817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1M div_1M:b2v_inst4 " "Elaborating entity \"div_1M\" for hierarchy \"div_1M:b2v_inst4\"" {  } { { "top_spi.vhd" "b2v_inst4" { Text "E:/TP_VHDL/spi/top_spi.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703063366840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset div_1M.vhd(25) " "VHDL Process Statement warning at div_1M.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366844 "|top_spi|div_1M:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1M.vhd(35) " "VHDL Process Statement warning at div_1M.vhd(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366844 "|top_spi|div_1M:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devis_clk devis_clk:b2v_inst2 " "Elaborating entity \"devis_clk\" for hierarchy \"devis_clk:b2v_inst2\"" {  } { { "top_spi.vhd" "b2v_inst2" { Text "E:/TP_VHDL/spi/top_spi.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703063366844 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset devis_clk.vhd(23) " "VHDL Process Statement warning at devis_clk.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 "|top_spi|devis_clk:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp devis_clk.vhd(32) " "VHDL Process Statement warning at devis_clk.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 "|top_spi|devis_clk:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp devis_clk.vhd(33) " "VHDL Process Statement warning at devis_clk.vhd(33): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 "|top_spi|devis_clk:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSconv CSconv:b2v_inst3 " "Elaborating entity \"CSconv\" for hierarchy \"CSconv:b2v_inst3\"" {  } { { "top_spi.vhd" "b2v_inst3" { Text "E:/TP_VHDL/spi/top_spi.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debut_coverstion CSconv.vhd(24) " "VHDL Process Statement warning at CSconv.vhd(24): signal \"debut_coverstion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CSconv.vhd" "" { Text "E:/TP_VHDL/spi/CSconv.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 "|top_spi|CSconv:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop CSconv.vhd(32) " "VHDL Process Statement warning at CSconv.vhd(32): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CSconv.vhd" "" { Text "E:/TP_VHDL/spi/CSconv.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366858 "|top_spi|CSconv:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traitement traitement:b2v_inst5 " "Elaborating entity \"traitement\" for hierarchy \"traitement:b2v_inst5\"" {  } { { "top_spi.vhd" "b2v_inst5" { Text "E:/TP_VHDL/spi/top_spi.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703063366874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage traitement.vhd(41) " "VHDL Process Statement warning at traitement.vhd(41): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366874 "|top_spi|traitement:b2v_inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs_in traitement.vhd(42) " "VHDL Process Statement warning at traitement.vhd(42): signal \"cs_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703063366874 "|top_spi|traitement:b2v_inst5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "top_spi.vhd" "" { Text "E:/TP_VHDL/spi/top_spi.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703063367332 "|top_spi|data_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703063367332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703063367395 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios 19 " "Ignored 19 assignments for entity \"nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_data_in 23 " "Ignored 23 assignments for entity \"nios_data_in\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_data_out 22 " "Ignored 22 assignments for entity \"nios_data_out\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_jtag_uart_0 24 " "Ignored 24 assignments for entity \"nios_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"nios_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"nios_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"nios_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1703063367664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TP_VHDL/spi/output_files/spi_rayane.map.smsg " "Generated suppressed messages file E:/TP_VHDL/spi/output_files/spi_rayane.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063367727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703063369141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703063369141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703063369282 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703063369282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703063369282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703063369282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703063369303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 10:09:29 2023 " "Processing ended: Wed Dec 20 10:09:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703063369303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703063369303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703063369303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703063369303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703063370991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703063370995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 10:09:30 2023 " "Processing started: Wed Dec 20 10:09:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703063370995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703063370995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_rayane -c spi_rayane " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_rayane -c spi_rayane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703063370995 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703063371972 ""}
{ "Info" "0" "" "Project  = spi_rayane" {  } {  } 0 0 "Project  = spi_rayane" 0 0 "Fitter" 0 0 1703063371980 ""}
{ "Info" "0" "" "Revision = spi_rayane" {  } {  } 0 0 "Revision = spi_rayane" 0 0 "Fitter" 0 0 1703063371980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703063372065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703063372066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_rayane EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spi_rayane\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703063372068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703063372097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703063372097 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703063372303 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703063372320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703063372667 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703063372667 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/modelsim/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/modelsim/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/modelsim/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/modelsim/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703063372667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/modelsim/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703063372667 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703063372667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703063372667 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 17 " "No exact pin location assignment(s) for 4 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1703063372859 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 46 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 46 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 47 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 47 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 48 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 48 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 49 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 49 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 50 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(50): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 51 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 51 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 52 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 53 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063373019 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703063373019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703063373037 ""}  } { { "top_spi.vhd" "" { Text "E:/TP_VHDL/spi/top_spi.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703063373037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_1M:b2v_inst4\|tmp  " "Automatically promoted node div_1M:b2v_inst4\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_1M:b2v_inst4\|tmp~0 " "Destination node div_1M:b2v_inst4\|tmp~0" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703063373037 ""}  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703063373037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|count\[3\] " "Destination node traitement:b2v_inst5\|count\[3\]" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|count\[2\] " "Destination node traitement:b2v_inst5\|count\[2\]" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|count\[1\] " "Destination node traitement:b2v_inst5\|count\[1\]" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|count\[0\] " "Destination node traitement:b2v_inst5\|count\[0\]" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|Decoder0~2 " "Destination node traitement:b2v_inst5\|Decoder0~2" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traitement:b2v_inst5\|count\[4\] " "Destination node traitement:b2v_inst5\|count\[4\]" {  } { { "traitement.vhd" "" { Text "E:/TP_VHDL/spi/traitement.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CSconv:b2v_inst3\|Cs~0 " "Destination node CSconv:b2v_inst3\|Cs~0" {  } { { "CSconv.vhd" "" { Text "E:/TP_VHDL/spi/CSconv.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "devis_clk:b2v_inst2\|tmp~0 " "Destination node devis_clk:b2v_inst2\|tmp~0" {  } { { "devis_clk.vhd" "" { Text "E:/TP_VHDL/spi/devis_clk.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_1M:b2v_inst4\|tmp~0 " "Destination node div_1M:b2v_inst4\|tmp~0" {  } { { "div_1M.vhd" "" { Text "E:/TP_VHDL/spi/div_1M.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703063373037 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703063373037 ""}  } { { "top_spi.vhd" "" { Text "E:/TP_VHDL/spi/top_spi.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TP_VHDL/spi/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703063373037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703063373226 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703063373226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703063373226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703063373227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703063373227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703063373227 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1703063373227 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1703063373227 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703063373227 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 18 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703063373227 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1703063373227 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703063373227 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703063373239 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703063373244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703063373707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703063373746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703063373746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703063374886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703063374888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703063375050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "E:/TP_VHDL/spi/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703063375621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703063375621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703063376038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703063376038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703063376040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703063376126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703063376134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703063376250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703063376250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703063376330 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703063376566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TP_VHDL/spi/output_files/spi_rayane.fit.smsg " "Generated suppressed messages file E:/TP_VHDL/spi/output_files/spi_rayane.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703063376737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6516 " "Peak virtual memory: 6516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703063376976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 10:09:36 2023 " "Processing ended: Wed Dec 20 10:09:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703063376976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703063376976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703063376976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703063376976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703063378183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703063378190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 10:09:38 2023 " "Processing started: Wed Dec 20 10:09:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703063378190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703063378190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_rayane -c spi_rayane " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_rayane -c spi_rayane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703063378191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703063378478 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703063378950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703063378982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703063379201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 10:09:39 2023 " "Processing ended: Wed Dec 20 10:09:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703063379201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703063379201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703063379201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703063379201 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703063379803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703063380502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703063380516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 10:09:40 2023 " "Processing started: Wed Dec 20 10:09:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703063380516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703063380516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_rayane -c spi_rayane " "Command: quartus_sta spi_rayane -c spi_rayane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703063380516 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703063380694 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios 19 " "Ignored 19 assignments for entity \"nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_data_in 23 " "Ignored 23 assignments for entity \"nios_data_in\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_data_out 22 " "Ignored 22 assignments for entity \"nios_data_out\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_jtag_uart_0 24 " "Ignored 24 assignments for entity \"nios_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"nios_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"nios_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"nios_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1703063380865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703063381098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703063381098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381132 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1703063381275 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1703063381279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 46 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 46 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381283 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 47 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 47 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381284 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 48 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 48 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381284 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 49 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 49 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381285 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 50 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(50): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381285 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 51 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 51 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_nios2_gen2_0_cpu_jtag_sr*    -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381286 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 52 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381287 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_gen2_0_cpu.sdc 53 *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): *nios_nios2_gen2_0_cpu:*\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703063381287 ""}  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" "" { Text "E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703063381288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_1M:b2v_inst4\|tmp div_1M:b2v_inst4\|tmp " "create_clock -period 1.000 -name div_1M:b2v_inst4\|tmp div_1M:b2v_inst4\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703063381290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703063381290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703063381290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703063381291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703063381291 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703063381291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703063381291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703063381319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703063381319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.050 " "Worst-case setup slack is -5.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.050             -66.153 clk_50Mhz  " "   -5.050             -66.153 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748             -58.573 div_1M:b2v_inst4\|tmp  " "   -2.748             -58.573 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 div_1M:b2v_inst4\|tmp  " "    0.342               0.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 clk_50Mhz  " "    0.546               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk_50Mhz  " "   -3.000             -36.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 div_1M:b2v_inst4\|tmp  " "   -1.000             -45.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381329 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703063381356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703063381387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703063381648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703063381686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703063381692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703063381692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.389 " "Worst-case setup slack is -4.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.389             -54.887 clk_50Mhz  " "   -4.389             -54.887 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.357             -47.733 div_1M:b2v_inst4\|tmp  " "   -2.357             -47.733 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 div_1M:b2v_inst4\|tmp  " "    0.299               0.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 clk_50Mhz  " "    0.490               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk_50Mhz  " "   -3.000             -36.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 div_1M:b2v_inst4\|tmp  " "   -1.000             -45.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381707 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703063381738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703063381784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703063381784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703063381784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.395 " "Worst-case setup slack is -2.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.395             -22.973 clk_50Mhz  " "   -2.395             -22.973 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097             -15.399 div_1M:b2v_inst4\|tmp  " "   -1.097             -15.399 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 div_1M:b2v_inst4\|tmp  " "    0.176               0.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk_50Mhz  " "    0.290               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703063381807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.815 clk_50Mhz  " "   -3.000             -37.815 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 div_1M:b2v_inst4\|tmp  " "   -1.000             -45.000 div_1M:b2v_inst4\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703063381812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703063381812 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703063382123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703063382126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 64 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703063382179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 10:09:42 2023 " "Processing ended: Wed Dec 20 10:09:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703063382179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703063382179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703063382179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703063382179 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703063382892 ""}
