OP_A =00000000	OP_B =00000000	ALU_FUN = 0
 RESULT = 00000000	 ZERO = 1
OP_A =10000000	OP_B =10000000	ALU_FUN = 0
 RESULT = 20000000	 ZERO = 0
OP_A =10000000	OP_B =10000000	ALU_FUN = 8
 RESULT = 00000000	 ZERO = 1
OP_A =1000ffff	OP_B =10000000	ALU_FUN = 6
 RESULT = 1000ffff	 ZERO = 0
OP_A =1000ffff	OP_B =10000000	ALU_FUN = 7
 RESULT = 10000000	 ZERO = 0
OP_A =f0f0f0f0	OP_B =ffffffff	ALU_FUN = 4
 RESULT = 00000000	 ZERO = 1
OP_A =00000004	OP_B =00000002	ALU_FUN = 5
 RESULT = 00000001	 ZERO = 0
OP_A =00000004	OP_B =00000002	ALU_FUN = 1
 RESULT = 00000010	 ZERO = 0
OP_A =0000000f	OP_B =00000001	ALU_FUN = d
 RESULT = 00000007	 ZERO = 0
OP_A =80000001	OP_B =80000010	ALU_FUN = 2
 RESULT = 00000001	 ZERO = 0
OP_A =00000011	OP_B =00000010	ALU_FUN = 2
 RESULT = 00000000	 ZERO = 1
OP_A =00000001	OP_B =00000010	ALU_FUN = 3
 RESULT = 00000001	 ZERO = 0
OP_A =00000011	OP_B =00000010	ALU_FUN = 3
 RESULT = 00000000	 ZERO = 1
OP_A =ffff0000	OP_B =0000ffff	ALU_FUN = 9
 RESULT = ffff0000	 ZERO = 0
- tb_ALU.sv:111: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 160ns; walltime 0.004 s; speed 33.842 us/s
- Verilator: cpu 0.005 s on 1 threads; alloced 121 MB
