# do Lab1d.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:34 on Feb 06,2025
# vlog -work work Lab1d.vo 
# -- Compiling module Lab1d
# 
# Top level modules:
# 	Lab1d
# End time: 14:22:34 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:34 on Feb 06,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Lab1d_vlg_vec_tst
# 
# Top level modules:
# 	Lab1d_vlg_vec_tst
# End time: 14:22:34 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab1d_vlg_vec_tst 
# Start time: 14:22:36 on Feb 06,2025
# Loading work.Lab1d_vlg_vec_tst
# Loading work.Lab1d
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Lab1d_v.sdo
# Loading timing data from Lab1d_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Lab1d_vlg_vec_tst File: Waveform.vwf.vt
# after#23
# ** Note: $finish    : Waveform.vwf.vt(53)
#    Time: 1200 ns  Iteration: 0  Instance: /Lab1d_vlg_vec_tst
# End time: 14:22:36 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
