#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 17 09:55:14 2018
# Process ID: 3460
# Log file: C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/vivado.log
# Journal file: C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.xpr
open_bd_design {C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
ipx::edit_ip_in_project -upgrade true -name mainController_v1_0_project -directory C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.tmp/mainController_v1_0_project c:/Users/47872/Desktop/Gauss/system_ability_2018/ip_repo/CarController_1.0/component.xml
update_compile_order -fileset sim_1
ipx::package_project -root_dir C:/Users/47872/Desktop/Gauss/system_ability_2018/ip_repo/CarController_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/47872/Desktop/Gauss/system_ability_2018/ip_repo/CarController_1.0
current_project MIPSfpga_axi4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project mainController_v1_0_project
close_project
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:mainController:1.0 [get_ips  MIPSfpga_system_mainController_0_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name mainController_v1_0_project -directory C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.tmp/mainController_v1_0_project c:/Users/47872/Desktop/Gauss/system_ability_2018/ip_repo/CarController_1.0/component.xml
update_compile_order -fileset sim_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property location {7 2310 80} [get_bd_cells mainController_0]
open_hw
open_bd_design {C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
ipx::edit_ip_in_project -upgrade true -name mainController_v1_0_project -directory C:/Users/47872/Desktop/Gauss/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.tmp/mainController_v1_0_project c:/Users/47872/Desktop/Gauss/system_ability_2018/ip_repo/CarController_1.0/component.xml
update_compile_order -fileset sim_1
close_project
save_bd_design
