{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616101407512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616101407512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:03:27 2021 " "Processing started: Thu Mar 18 18:03:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616101407512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616101407512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616101407512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616101408196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoFinal-rtl " "Found design unit 1: ProjetoFinal-rtl" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101408912 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinal " "Found entity 1: ProjetoFinal" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101408912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616101408912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_projetofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_projetofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ProjetoFinal-behavior " "Found design unit 1: tb_ProjetoFinal-behavior" {  } { { "tb_ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/tb_ProjetoFinal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101408917 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ProjetoFinal " "Found entity 1: tb_ProjetoFinal" {  } { { "tb_ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/tb_ProjetoFinal.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101408917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616101408917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinal " "Elaborating entity \"ProjetoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616101408967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outros ProjetoFinal.vhd(48) " "Verilog HDL or VHDL warning at ProjetoFinal.vhd(48): object \"outros\" assigned a value but never read" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1616101408971 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco_produtos ProjetoFinal.vhd(121) " "VHDL Process Statement warning at ProjetoFinal.vhd(121): signal \"preco_produtos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408972 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Produto ProjetoFinal.vhd(121) " "VHDL Process Statement warning at ProjetoFinal.vhd(121): signal \"Produto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408973 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(125) " "VHDL Process Statement warning at ProjetoFinal.vhd(125): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408973 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(133) " "VHDL Process Statement warning at ProjetoFinal.vhd(133): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408974 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(134) " "VHDL Process Statement warning at ProjetoFinal.vhd(134): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408974 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(134) " "VHDL Process Statement warning at ProjetoFinal.vhd(134): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408974 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(136) " "VHDL Process Statement warning at ProjetoFinal.vhd(136): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408974 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Money_in ProjetoFinal.vhd(136) " "VHDL Process Statement warning at ProjetoFinal.vhd(136): signal \"Money_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408975 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(144) " "VHDL Process Statement warning at ProjetoFinal.vhd(144): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408975 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(144) " "VHDL Process Statement warning at ProjetoFinal.vhd(144): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408975 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(148) " "VHDL Process Statement warning at ProjetoFinal.vhd(148): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408975 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Produto ProjetoFinal.vhd(151) " "VHDL Process Statement warning at ProjetoFinal.vhd(151): signal \"Produto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101408976 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preco ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"preco\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408977 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "naopago ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"naopago\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408977 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Valor_cartao ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"Valor_cartao\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408977 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "somatorio ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"somatorio\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408978 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "soma ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"soma\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408978 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Money_out ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"Money_out\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408978 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_dispenser ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"saida_dispenser\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101408978 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408980 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408980 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408980 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[5\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[5\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[6\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[6\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[7\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[7\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[8\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[8\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[9\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[9\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408981 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[10\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[10\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[11\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[11\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[12\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[12\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[13\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[13\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[14\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[14\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[15\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[15\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[16\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[16\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408982 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[17\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[17\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[18\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[18\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[19\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[19\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[20\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[20\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[21\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[21\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[22\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[22\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[23\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[23\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[24\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[24\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[25\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[25\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408983 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[26\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[26\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[27\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[27\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[28\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[28\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[29\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[29\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[30\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[30\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[31\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[31\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408984 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408985 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408986 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408986 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408986 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408986 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408986 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408987 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408987 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408988 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "naopago ProjetoFinal.vhd(115) " "Inferred latch for \"naopago\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408988 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408988 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408989 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408989 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408989 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101408989 "|ProjetoFinal"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Valor_cartao\[0\]\$latch " "Latch Valor_cartao\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dinheiro " "Ports D and ENA on the latch are fed by the same signal state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409706 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Valor_cartao\[1\]\$latch " "Latch Valor_cartao\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dinheiro " "Ports D and ENA on the latch are fed by the same signal state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409706 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Valor_cartao\[2\]\$latch " "Latch Valor_cartao\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dinheiro " "Ports D and ENA on the latch are fed by the same signal state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409706 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Valor_cartao\[3\]\$latch " "Latch Valor_cartao\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dinheiro " "Ports D and ENA on the latch are fed by the same signal state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409707 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Valor_cartao\[4\]\$latch " "Latch Valor_cartao\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dinheiro " "Ports D and ENA on the latch are fed by the same signal state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409707 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Money_out\[0\]\$latch " "Latch Money_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Cancelar " "Ports D and ENA on the latch are fed by the same signal state.Cancelar" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409708 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Money_out\[1\]\$latch " "Latch Money_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Cancelar " "Ports D and ENA on the latch are fed by the same signal state.Cancelar" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409708 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Money_out\[2\]\$latch " "Latch Money_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Cancelar " "Ports D and ENA on the latch are fed by the same signal state.Cancelar" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409708 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Money_out\[3\]\$latch " "Latch Money_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Cancelar " "Ports D and ENA on the latch are fed by the same signal state.Cancelar" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409708 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Money_out\[4\]\$latch " "Latch Money_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Cancelar " "Ports D and ENA on the latch are fed by the same signal state.Cancelar" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409708 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[0\]\$latch " "Latch saida_dispenser\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[1\]\$latch " "Latch saida_dispenser\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[2\]\$latch " "Latch saida_dispenser\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[3\]\$latch " "Latch saida_dispenser\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[4\]\$latch " "Latch saida_dispenser\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[5\]\$latch " "Latch saida_dispenser\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409709 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[6\]\$latch " "Latch saida_dispenser\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[7\]\$latch " "Latch saida_dispenser\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[8\]\$latch " "Latch saida_dispenser\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[9\]\$latch " "Latch saida_dispenser\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[10\]\$latch " "Latch saida_dispenser\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[11\]\$latch " "Latch saida_dispenser\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409710 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[12\]\$latch " "Latch saida_dispenser\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[13\]\$latch " "Latch saida_dispenser\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[14\]\$latch " "Latch saida_dispenser\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[15\]\$latch " "Latch saida_dispenser\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[16\]\$latch " "Latch saida_dispenser\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[17\]\$latch " "Latch saida_dispenser\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409711 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[18\]\$latch " "Latch saida_dispenser\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[19\]\$latch " "Latch saida_dispenser\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[20\]\$latch " "Latch saida_dispenser\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[21\]\$latch " "Latch saida_dispenser\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[22\]\$latch " "Latch saida_dispenser\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[23\]\$latch " "Latch saida_dispenser\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409712 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[24\]\$latch " "Latch saida_dispenser\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[25\]\$latch " "Latch saida_dispenser\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[26\]\$latch " "Latch saida_dispenser\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[27\]\$latch " "Latch saida_dispenser\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[28\]\$latch " "Latch saida_dispenser\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[29\]\$latch " "Latch saida_dispenser\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[30\]\$latch " "Latch saida_dispenser\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409713 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_dispenser\[31\]\$latch " "Latch saida_dispenser\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Dispenser " "Ports D and ENA on the latch are fed by the same signal state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409714 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "naopago " "Latch naopago has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.SomaDinheiro " "Ports D and ENA on the latch are fed by the same signal state.SomaDinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1616101409714 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1616101409714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616101410121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616101410121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616101410253 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616101410253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616101410253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616101410253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616101410336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:03:30 2021 " "Processing ended: Thu Mar 18 18:03:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616101410336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616101410336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616101410336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616101410336 ""}
