time;model_id;model_name;port_name;data
0;1;gen_arg1;;<0,0,0,0,1>
0;2;gen_arg2;;<0,0,0,0,3>
0;3;Basic_Adder;;[-|state|-]WAIT_A1[-|state|-][-|~:curr_arg1:~|-]0[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]0[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]0[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
1;1;gen_arg1;output_port;5
1;1;gen_arg1;;<0,0,0,1,9>
1;3;Basic_Adder;;[-|state|-]WAIT_A2[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]0[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]1[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
3;2;gen_arg2;output_port;-10
3;2;gen_arg2;;<0,0,0,3,8>
3;3;Basic_Adder;;[-|state|-]SUM[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]-10[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]1[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]1[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
8;3;Basic_Adder;sum;-5
8;3;Basic_Adder;;[-|state|-]WAIT_A1[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]-10[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]0[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
10;1;gen_arg1;output_port;5
10;1;gen_arg1;;<0,0,0,10,inf>
10;3;Basic_Adder;;[-|state|-]WAIT_A2[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]-10[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]1[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
11;2;gen_arg2;output_port;5
11;2;gen_arg2;;<0,0,0,11,inf>
11;3;Basic_Adder;;[-|state|-]SUM[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]5[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]1[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]1[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
16;3;Basic_Adder;sum;10
16;3;Basic_Adder;;[-|state|-]WAIT_A1[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]5[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]0[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
16;1;gen_arg1;;<0,0,0,10,inf>
16;2;gen_arg2;;<0,0,0,11,inf>
16;3;Basic_Adder;;[-|state|-]WAIT_A1[-|state|-][-|~:curr_arg1:~|-]5[-|~:curr_arg1:~|-][-|~:curr_arg2:~|-]5[-|~:curr_arg2:~|-][-|~:arg_1_ready:~|-]0[-|~:arg_1_ready:~|-][-|~:arg_2_ready:~|-]0[-|~:arg_2_ready:~|-][-|~:sum_bags:~|-]0[-|~:sum_bags:~|-]
