Decoding IB at 0x0@0x400 from 0x0@0x0 of 512 words (type 4)
[0x0@0x00000400 + 0x0000]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000400 + 0x0004]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000400 + 0x0008]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000400 + 0x000c]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000400 + 0x0010]	[        0x00000020]	|---> EXEC_COUNT=0x20
[0x0@0x00000400 + 0x0014]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x0@0x00000400 + 0x0018]	[        0x81018003]	|---> LOAD_EN=1, LOAD_CS=1, LOAD_GFX=1, LOAD_GLOBAL=1, LOAD_MULTI=1, LOAD_SINGLE=1
[0x0@0x00000400 + 0x001c]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x0@0x00000400 + 0x0020]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000400 + 0x0024]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0x0@0x00000400 + 0x0028]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0x0@0x00000400 + 0x002c]	[        0x00b39800]	|---> IB_BASE_LO=0xb39800, SWAP=0
[0x0@0x00000400 + 0x0030]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0x0@0x00000400 + 0x0034]	[        0x040005f8]	|---> IB_SIZE=1528, IB_VMID=4, CHAIN=0, PRE_ENA=0, CACHE_POLICY=0, PRE_RESUME=0, PRIV=0
[0x0@0x00000400 + 0x0038]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000400 + 0x003c]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0x0@0x00000400 + 0x0040]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000400 + 0x0044]	[        0x0671f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1823, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000400 + 0x0048]	[        0x40000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=2
[0x0@0x00000400 + 0x004c]	[        0x00670000]	|---> ADDR_LO=0x670000
[0x0@0x00000400 + 0x0050]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000400 + 0x0054]	[        0x0047dd29]	|---> DATA_LO=0x47dd29
[0x0@0x00000400 + 0x0058]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000400 + 0x005c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000400 + 0x0060]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000400 + 0x0064]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000400 + 0x0068]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000400 + 0x006c]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000400 + 0x0070]	[        0x00000800]	|---> EXEC_COUNT=0x800
[0x0@0x00000400 + 0x0074]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000400 + 0x0078]	[        0x0671f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1823, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000400 + 0x007c]	[        0x22000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=2, DATA_SEL=1
[0x0@0x00000400 + 0x0080]	[        0x00401080]	|---> ADDR_LO=0x401080
[0x0@0x00000400 + 0x0084]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000400 + 0x0088]	[        0x00c4cc88]	|---> DATA_LO=0xc4cc88
[0x0@0x00000400 + 0x008c]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000400 + 0x0090]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000400 + 0x0094]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0098]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x009c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x00fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0100]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0104]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0108]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x010c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0110]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0114]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0118]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x011c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0120]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0124]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0128]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x012c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0130]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0134]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0138]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x013c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0140]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0144]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0148]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x014c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0150]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0154]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0158]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x015c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0160]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0164]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0168]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x016c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0170]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0174]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0178]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x017c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0180]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0184]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0188]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x018c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0190]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0194]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0198]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x019c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x01fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0200]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0204]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0208]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x020c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0210]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0214]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0218]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x021c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0220]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0224]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0228]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x022c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0230]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0234]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0238]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x023c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0240]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0244]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0248]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x024c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0250]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0254]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0258]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x025c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0260]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0264]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0268]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x026c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0270]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0274]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0278]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x027c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0280]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0284]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0288]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x028c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0290]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0294]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0298]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x029c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x02fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0300]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0304]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0308]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x030c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0310]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0314]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0318]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x031c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0320]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0324]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0328]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x032c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0330]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0334]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0338]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x033c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0340]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0344]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0348]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x034c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0350]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0354]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0358]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x035c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0360]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0364]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0368]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x036c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0370]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0374]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0378]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x037c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0380]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0384]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0388]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x038c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0390]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0394]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0398]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x039c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x03fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0400]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000400 + 0x0404]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000400 + 0x0408]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000400 + 0x040c]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000400 + 0x0410]	[        0x00000020]	|---> EXEC_COUNT=0x20
[0x0@0x00000400 + 0x0414]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x0@0x00000400 + 0x0418]	[        0x81018003]	|---> LOAD_EN=1, LOAD_CS=1, LOAD_GFX=1, LOAD_GLOBAL=1, LOAD_MULTI=1, LOAD_SINGLE=1
[0x0@0x00000400 + 0x041c]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x0@0x00000400 + 0x0420]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000400 + 0x0424]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0x0@0x00000400 + 0x0428]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0x0@0x00000400 + 0x042c]	[        0x003d8000]	|---> IB_BASE_LO=0x3d8000, SWAP=0
[0x0@0x00000400 + 0x0430]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0x0@0x00000400 + 0x0434]	[        0x030000e8]	|---> IB_SIZE=232, IB_VMID=3, CHAIN=0, PRE_ENA=0, CACHE_POLICY=0, PRE_RESUME=0, PRIV=0
[0x0@0x00000400 + 0x0438]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000400 + 0x043c]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0x0@0x00000400 + 0x0440]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000400 + 0x0444]	[        0x0671f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1823, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000400 + 0x0448]	[        0x40000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=2
[0x0@0x00000400 + 0x044c]	[        0x0066e000]	|---> ADDR_LO=0x66e000
[0x0@0x00000400 + 0x0450]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000400 + 0x0454]	[        0x00676318]	|---> DATA_LO=0x676318
[0x0@0x00000400 + 0x0458]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000400 + 0x045c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000400 + 0x0460]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000400 + 0x0464]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000400 + 0x0468]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000400 + 0x046c]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000400 + 0x0470]	[        0x00000800]	|---> EXEC_COUNT=0x800
[0x0@0x00000400 + 0x0474]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000400 + 0x0478]	[        0x0671f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1823, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000400 + 0x047c]	[        0x22000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=2, DATA_SEL=1
[0x0@0x00000400 + 0x0480]	[        0x00401080]	|---> ADDR_LO=0x401080
[0x0@0x00000400 + 0x0484]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000400 + 0x0488]	[        0x00c4cc89]	|---> DATA_LO=0xc4cc89
[0x0@0x00000400 + 0x048c]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000400 + 0x0490]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000400 + 0x0494]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0498]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x049c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x04fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0500]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0504]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0508]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x050c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0510]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0514]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0518]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x051c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0520]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0524]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0528]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x052c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0530]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0534]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0538]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x053c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0540]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0544]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0548]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x054c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0550]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0554]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0558]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x055c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0560]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0564]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0568]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x056c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0570]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0574]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0578]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x057c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0580]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0584]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0588]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x058c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0590]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0594]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0598]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x059c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x05fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0600]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0604]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0608]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x060c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0610]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0614]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0618]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x061c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0620]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0624]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0628]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x062c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0630]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0634]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0638]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x063c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0640]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0644]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0648]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x064c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0650]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0654]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0658]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x065c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0660]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0664]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0668]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x066c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0670]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0674]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0678]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x067c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0680]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0684]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0688]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x068c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0690]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0694]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0698]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x069c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x06fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0700]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0704]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0708]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x070c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0710]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0714]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0718]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x071c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0720]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0724]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0728]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x072c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0730]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0734]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0738]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x073c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0740]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0744]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0748]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x074c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0750]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0754]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0758]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x075c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0760]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0764]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0768]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x076c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0770]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0774]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0778]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x077c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0780]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0784]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0788]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x078c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0790]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0794]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x0798]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x079c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[0x0@0x00000400 + 0x07fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
Done decoding IB

Decoding IB at 0x4@0x800000b39800 from 0x0@0x428 of 1528 words (type 4)
[0x4@0x800000b39800 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x4@0x800000b39800 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x4@0x800000b39800 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x4@0x800000b39800 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x4@0x800000b39800 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[0x4@0x800000b39800 + 0x0014]	[        0xc0001200]	Opcode 0x12 [PKT3_CLEAR_STATE] (1 words, type: 3, hdr: 0xc0001200)
[0x4@0x800000b39800 + 0x0018]	[        0x00000000]	|---> CMD=0
[0x4@0x800000b39800 + 0x001c]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x4@0x800000b39800 + 0x0024]	[        0x01000300]	|---> gfx1101.regTA_CS_BC_BASE_ADDR=0x1000300
[0x4@0x800000b39800 + 0x0028]	[        0x00000080]	|---> gfx1101.regTA_CS_BC_BASE_ADDR_HI=0x80
[0x4@0x800000b39800 + 0x002c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0034]	[        0x00000080]	|---> gfx1101.regCOMPUTE_PGM_HI=0x80
[0x4@0x800000b39800 + 0x0038]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0040]	[        0xffffffff]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE0=0xffffffff
[0x4@0x800000b39800 + 0x0044]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE1=0x0
[0x4@0x800000b39800 + 0x0048]	[        0x00000000]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x0
[0x4@0x800000b39800 + 0x004c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE2=0x0
[0x4@0x800000b39800 + 0x0050]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0058]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_0=0x0
[0x4@0x800000b39800 + 0x005c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_1=0x0
[0x4@0x800000b39800 + 0x0060]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_2=0x0
[0x4@0x800000b39800 + 0x0064]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_3=0x0
[0x4@0x800000b39800 + 0x0068]	[        0xc0057600]	Opcode 0x76 [PKT3_SET_SH_REG] (6 words, type: 3, hdr: 0xc0057600)
[0x4@0x800000b39800 + 0x0070]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4=0x0
[0x4@0x800000b39800 + 0x0074]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5=0x0
[0x4@0x800000b39800 + 0x0078]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6=0x0
[0x4@0x800000b39800 + 0x007c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7=0x0
[0x4@0x800000b39800 + 0x0080]	[        0x00000100]	|---> gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE=0x100
[0x4@0x800000b39800 + 0x0084]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x008c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DISPATCH_TUNNEL=0x0
[0x4@0x800000b39800 + 0x0090]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0098]	[        0x007f003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_PS=0x7f003f
[0x4@0x800000b39800 + 0x009c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x00a4]	[        0x00000007]	|---> gfx1101.regSPI_SHADER_REQ_CTRL_PS=0x7
[0x4@0x800000b39800 + 0x00a8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x00b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_0=0x0
[0x4@0x800000b39800 + 0x00b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_1=0x0
[0x4@0x800000b39800 + 0x00b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_2=0x0
[0x4@0x800000b39800 + 0x00bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_3=0x0
[0x4@0x800000b39800 + 0x00c0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x00c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0=0x0
[0x4@0x800000b39800 + 0x00cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1=0x0
[0x4@0x800000b39800 + 0x00d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2=0x0
[0x4@0x800000b39800 + 0x00d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3=0x0
[0x4@0x800000b39800 + 0x00d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x00e0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_ES=0x80
[0x4@0x800000b39800 + 0x00e4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x00ec]	[        0xffff003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_HS=0xffff003f
[0x4@0x800000b39800 + 0x00f0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x00f8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0=0x0
[0x4@0x800000b39800 + 0x00fc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1=0x0
[0x4@0x800000b39800 + 0x0100]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2=0x0
[0x4@0x800000b39800 + 0x0104]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3=0x0
[0x4@0x800000b39800 + 0x0108]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0110]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_LS=0x80
[0x4@0x800000b39800 + 0x0114]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x4@0x800000b39800 + 0x011c]	[        0x000a0045]	|---> gfx1101.regDB_RMI_L2_CACHE_CONTROL=0xa0045
[0x4@0x800000b39800 + 0x0120]	[        0x01000300]	|---> gfx1101.regTA_BC_BASE_ADDR=0x1000300
[0x4@0x800000b39800 + 0x0124]	[        0x00000080]	|---> gfx1101.regTA_BC_BASE_ADDR_HI=0x80
[0x4@0x800000b39800 + 0x0128]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0130]	[        0x00800004]	|---> gfx1101.regCB_RMI_GL2_CACHE_CONTROL=0x800004
[0x4@0x800000b39800 + 0x0134]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x013c]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_IDX_FORMAT=0x1
[0x4@0x800000b39800 + 0x0140]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0148]	[        0x000000ff]	|---> gfx1101.regSX_PS_DOWNCONVERT_CONTROL=0xff
[0x4@0x800000b39800 + 0x014c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0154]	[        0xc0000000]	|---> gfx1101.regPA_SU_PRIM_FILTER_CNTL=0xc0000000
[0x4@0x800000b39800 + 0x0158]	[        0x00000001]	|---> gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL=0x1
[0x4@0x800000b39800 + 0x015c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0164]	[        0x00000201]	|---> gfx1101.regPA_CL_VRS_CNTL=0x201
[0x4@0x800000b39800 + 0x0168]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0170]	[        0x42800000]	|---> gfx1101.regVGT_HOS_MAX_TESS_LEVEL=0x42800000
[0x4@0x800000b39800 + 0x0174]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x017c]	[        0x00000001]	|---> gfx1101.regVGT_ESGS_RING_ITEMSIZE=0x1
[0x4@0x800000b39800 + 0x0180]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0188]	[        0xd8808080]	|---> gfx1101.regVGT_TESS_DISTRIBUTION=0xd8808080
[0x4@0x800000b39800 + 0x018c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0194]	[        0x03ff0010]	|---> gfx1101.regPA_SC_BINNER_CNTL_1=0x3ff0010
[0x4@0x800000b39800 + 0x0198]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x01a0]	[        0x00000010]	|---> gfx1101.regPA_SC_NGG_MODE_CNTL=0x10
[0x4@0x800000b39800 + 0x01a4]	[        0xc0037900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (4 words, type: 3, hdr: 0xc0037900)
[0x4@0x800000b39800 + 0x01ac]	[        0x00000000]	|---> gfx1101.regGE_MIN_VTX_INDX=0x0
[0x4@0x800000b39800 + 0x01b0]	[        0x00000000]	|---> gfx1101.regGE_INDX_OFFSET=0x0
[0x4@0x800000b39800 + 0x01b4]	[        0x00000004]	|---> gfx1101.regGE_MULTI_PRIM_IB_RESET_EN=0x4
[0x4@0x800000b39800 + 0x01b8]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x4@0x800000b39800 + 0x01c0]	[        0xffffffff]	|---> gfx1101.regGE_MAX_VTX_INDX=0xffffffff
[0x4@0x800000b39800 + 0x01c4]	[        0x00000000]	|---> gfx1101.regVGT_INSTANCE_BASE_ID=0x0
[0x4@0x800000b39800 + 0x01c8]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x01d0]	[        0x00000000]	|---> gfx1101.regGE_STEREO_CNTL=0x0
[0x4@0x800000b39800 + 0x01d4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x01dc]	[        0x00000000]	|---> gfx1101.regGE_USER_VGPR_EN=0x0
[0x4@0x800000b39800 + 0x01e0]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x4@0x800000b39800 + 0x01e8]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_STIPPLE_VALUE=0x0
[0x4@0x800000b39800 + 0x01ec]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_STIPPLE_STATE=0x0
[0x4@0x800000b39800 + 0x01f0]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[0x4@0x800000b39800 + 0x01f4]	[        0x00000138]	|---> EVENT_TYPE=56, EVENT_INDEX=1
[0x4@0x800000b39800 + 0x01f8]	[        0x00007c00]	|---> ADDRESS_LO=0x7c00
[0x4@0x800000b39800 + 0x01fc]	[        0x00000000]	|---> ADDRESS_HI=0x0
[0x4@0x800000b39800 + 0x0200]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x4@0x800000b39800 + 0x0204]	[        0x80000528]	|---> EVENT_TYPE=[BOTTOM_OF_PIPE_TS]/40, EVENT_INDEX=5, GCR_CNTL=0, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x4@0x800000b39800 + 0x0208]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x4@0x800000b39800 + 0x020c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x4@0x800000b39800 + 0x0210]	[        0x00000000]	|---> ADDR_HI=0x0
[0x4@0x800000b39800 + 0x0214]	[        0x00000000]	|---> DATA_LO=0x0
[0x4@0x800000b39800 + 0x0218]	[        0x00000000]	|---> DATA_HI=0x0
[0x4@0x800000b39800 + 0x021c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x4@0x800000b39800 + 0x0220]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x4@0x800000b39800 + 0x0224]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x4@0x800000b39800 + 0x0228]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x4@0x800000b39800 + 0x022c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x4@0x800000b39800 + 0x0230]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x4@0x800000b39800 + 0x0234]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x4@0x800000b39800 + 0x0238]	[        0x80000000]	|---> PWS_ENA=0x1
[0x4@0x800000b39800 + 0x023c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x4@0x800000b39800 + 0x0240]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x4@0x800000b39800 + 0x0248]	[        0x12355123]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL1=0x12355123
[0x4@0x800000b39800 + 0x024c]	[        0x0001544d]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL2=0x1544d
[0x4@0x800000b39800 + 0x0250]	[        0x80000000]	|---> gfx1101.regSPI_ATTRIBUTE_RING_BASE=0x80000000
[0x4@0x800000b39800 + 0x0254]	[        0x0002000b]	|---> gfx1101.regSPI_ATTRIBUTE_RING_SIZE=0x2000b
[0x4@0x800000b39800 + 0x0258]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x0260]	[        0x00000002]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x4@0x800000b39800 + 0x0264]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x026c]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x0270]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0278]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x4@0x800000b39800 + 0x027c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0284]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x4@0x800000b39800 + 0x0288]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0290]	[        0x00cc0000]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0000
[0x4@0x800000b39800 + 0x0294]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x029c]	[        0x00000869]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x869
[0x4@0x800000b39800 + 0x02a0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02a8]	[        0x00000022]	|---> gfx1101.regPA_SC_MODE_CNTL_0=0x22
[0x4@0x800000b39800 + 0x02ac]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02b4]	[        0x00080244]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80244
[0x4@0x800000b39800 + 0x02b8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02c0]	[        0x00000078]	|---> gfx1101.regPA_CL_NGG_CNTL=0x78
[0x4@0x800000b39800 + 0x02c4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02cc]	[        0xaaaaa95a]	|---> gfx1101.regPA_SC_EDGERULE=0xaaaaa95a
[0x4@0x800000b39800 + 0x02d0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02d8]	[        0x00000701]	|---> gfx1101.regDB_DEPTH_CONTROL=0x701
[0x4@0x800000b39800 + 0x02dc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x02e4]	[        0x00000333]	|---> gfx1101.regDB_STENCIL_CONTROL=0x333
[0x4@0x800000b39800 + 0x02e8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x02f0]	[        0x0000e00c]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe00c
[0x4@0x800000b39800 + 0x02f4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x02fc]	[        0x602c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0002
[0x4@0x800000b39800 + 0x0300]	[        0x00000020]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x20
[0x4@0x800000b39800 + 0x0304]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x030c]	[        0x00000080]	|---> gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP=0x80
[0x4@0x800000b39800 + 0x0310]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0318]	[        0x00000001]	|---> gfx1101.regGE_NGG_SUBGRP_CNTL=0x1
[0x4@0x800000b39800 + 0x031c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0324]	[        0x00000001]	|---> gfx1101.regVGT_GS_MAX_VERT_OUT=0x1
[0x4@0x800000b39800 + 0x0328]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0330]	[        0x00000080]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x80
[0x4@0x800000b39800 + 0x0334]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x033c]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_POS_FORMAT=0x4
[0x4@0x800000b39800 + 0x0340]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0348]	[        0x0000043f]	|---> gfx1101.regPA_CL_VTE_CNTL=0x43f
[0x4@0x800000b39800 + 0x034c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0354]	[        0x003ffffd]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_GS=0x3ffffd
[0x4@0x800000b39800 + 0x0358]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0360]	[        0x02bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x2bf0001
[0x4@0x800000b39800 + 0x0364]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x036c]	[        0x000001ff]	|---> gfx1101.regGE_PC_ALLOC=0x1ff
[0x4@0x800000b39800 + 0x0370]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0378]	[        0x00020000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x20000
[0x4@0x800000b39800 + 0x037c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0384]	[        0x00008000]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x8000
[0x4@0x800000b39800 + 0x0388]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x038c]	[        0x002c0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0000
[0x4@0x800000b39800 + 0x0390]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0394]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x039c]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x1
[0x4@0x800000b39800 + 0x03a0]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0x1
[0x4@0x800000b39800 + 0x03a4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03ac]	[        0x01020000]	|---> gfx1101.regSPI_BARYC_CNTL=0x1020000
[0x4@0x800000b39800 + 0x03b0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03b8]	[        0x00000000]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x0
[0x4@0x800000b39800 + 0x03bc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x03c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x4@0x800000b39800 + 0x03c8]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x1
[0x4@0x800000b39800 + 0x03cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03d4]	[        0x00000000]	|---> gfx1101.regCB_SHADER_MASK=0x0
[0x4@0x800000b39800 + 0x03d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03e0]	[        0x00000704]	|---> gfx1101.regCB_COLOR0_INFO=0x704
[0x4@0x800000b39800 + 0x03e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03ec]	[        0x010a6500]	|---> gfx1101.regDB_HTILE_DATA_BASE=0x10a6500
[0x4@0x800000b39800 + 0x03f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x03f8]	[        0x086f0eff]	|---> gfx1101.regDB_DEPTH_SIZE_XY=0x86f0eff
[0x4@0x800000b39800 + 0x03fc]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x4@0x800000b39800 + 0x0404]	[        0xa8100182]	|---> gfx1101.regDB_Z_INFO=0xa8100182
[0x4@0x800000b39800 + 0x0408]	[        0x08100181]	|---> gfx1101.regDB_STENCIL_INFO=0x8100181
[0x4@0x800000b39800 + 0x040c]	[        0x0107e000]	|---> gfx1101.regDB_Z_READ_BASE=0x107e000
[0x4@0x800000b39800 + 0x0410]	[        0x0109de00]	|---> gfx1101.regDB_STENCIL_READ_BASE=0x109de00
[0x4@0x800000b39800 + 0x0414]	[        0x0107e000]	|---> gfx1101.regDB_Z_WRITE_BASE=0x107e000
[0x4@0x800000b39800 + 0x0418]	[        0x0109de00]	|---> gfx1101.regDB_STENCIL_WRITE_BASE=0x109de00
[0x4@0x800000b39800 + 0x041c]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x4@0x800000b39800 + 0x0424]	[        0x00ffff80]	|---> gfx1101.regDB_Z_READ_BASE_HI=0xffff80
[0x4@0x800000b39800 + 0x0428]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_READ_BASE_HI=0xffff80
[0x4@0x800000b39800 + 0x042c]	[        0x00ffff80]	|---> gfx1101.regDB_Z_WRITE_BASE_HI=0xffff80
[0x4@0x800000b39800 + 0x0430]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_WRITE_BASE_HI=0xffff80
[0x4@0x800000b39800 + 0x0434]	[        0x00ffff80]	|---> gfx1101.regDB_HTILE_DATA_BASE_HI=0xffff80
[0x4@0x800000b39800 + 0x0438]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0440]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CLEAR=0x0
[0x4@0x800000b39800 + 0x0444]	[        0x3f800000]	|---> gfx1101.regDB_DEPTH_CLEAR=0x3f800000
[0x4@0x800000b39800 + 0x0448]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0450]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_VIEW=0x0
[0x4@0x800000b39800 + 0x0454]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x045c]	[        0x00040002]	|---> gfx1101.regDB_HTILE_SURFACE=0x40002
[0x4@0x800000b39800 + 0x0460]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0468]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x046c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0474]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_0=0x0
[0x4@0x800000b39800 + 0x0478]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_1=0x0
[0x4@0x800000b39800 + 0x047c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0484]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0=0x0
[0x4@0x800000b39800 + 0x0488]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0490]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0=0x0
[0x4@0x800000b39800 + 0x0494]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x049c]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0=0x0
[0x4@0x800000b39800 + 0x04a0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x04a8]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0=0x0
[0x4@0x800000b39800 + 0x04ac]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x04b4]	[        0x00000000]	|---> gfx1101.regDB_RENDER_CONTROL=0x0
[0x4@0x800000b39800 + 0x04b8]	[        0x00000004]	|---> gfx1101.regDB_COUNT_CONTROL=0x4
[0x4@0x800000b39800 + 0x04bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x04c4]	[        0x08000000]	|---> gfx1101.regDB_RENDER_OVERRIDE2=0x8000000
[0x4@0x800000b39800 + 0x04c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x04d0]	[        0x00000010]	|---> gfx1101.regDB_SHADER_CONTROL=0x10
[0x4@0x800000b39800 + 0x04d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x04dc]	[        0x00000051]	|---> gfx1101.regPA_SC_VRS_OVERRIDE_CNTL=0x51
[0x4@0x800000b39800 + 0x04e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x04e8]	[        0x11fc0120]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x11fc0120
[0x4@0x800000b39800 + 0x04ec]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x04f4]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_CNTL=0x0
[0x4@0x800000b39800 + 0x04f8]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_CONFIG=0x0
[0x4@0x800000b39800 + 0x04fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0504]	[        0x00130000]	|---> gfx1101.regDB_EQAA=0x130000
[0x4@0x800000b39800 + 0x0508]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0510]	[        0x760201bc]	|---> gfx1101.regPA_SC_MODE_CNTL_1=0x760201bc
[0x4@0x800000b39800 + 0x0514]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x051c]	[        0x00000000]	|---> gfx1101.regCB_TARGET_MASK=0x0
[0x4@0x800000b39800 + 0x0520]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x4@0x800000b39800 + 0x0528]	[        0x00000001]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x1
[0x4@0x800000b39800 + 0x052c]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x0
[0x4@0x800000b39800 + 0x0530]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x0
[0x4@0x800000b39800 + 0x0534]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x053c]	[        0x01000000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1000000
[0x4@0x800000b39800 + 0x0540]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0548]	[        0x60000000]	|---> gfx1101.regPA_CL_VS_OUT_CNTL=0x60000000
[0x4@0x800000b39800 + 0x054c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0554]	[        0x019b4b40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4b40
[0x4@0x800000b39800 + 0x0558]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x0
[0x4@0x800000b39800 + 0x055c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0564]	[        0x013c4be0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_2=0x13c4be0
[0x4@0x800000b39800 + 0x0568]	[        0x013c4980]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4980
[0x4@0x800000b39800 + 0x056c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0574]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_HS=0x0
[0x4@0x800000b39800 + 0x0578]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_HS=0x0
[0x4@0x800000b39800 + 0x057c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0584]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_GS=0x0
[0x4@0x800000b39800 + 0x0588]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_GS=0x0
[0x4@0x800000b39800 + 0x058c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0594]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x4@0x800000b39800 + 0x0598]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x05a0]	[        0x0070a000]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_0=0x70a000
[0x4@0x800000b39800 + 0x05a4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x05ac]	[        0x0070a000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_0=0x70a000
[0x4@0x800000b39800 + 0x05b0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x05b8]	[        0x0070a000]	|---> gfx1101.regSPI_SHADER_USER_DATA_HS_0=0x70a000
[0x4@0x800000b39800 + 0x05bc]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x4@0x800000b39800 + 0x05c4]	[        0x00000035]	|---> gfx1101.regPA_SU_VTX_CNTL=0x35
[0x4@0x800000b39800 + 0x05c8]	[        0x40f203cb]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x40f203cb
[0x4@0x800000b39800 + 0x05cc]	[        0x3ff95ceb]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3ff95ceb
[0x4@0x800000b39800 + 0x05d0]	[        0x40888889]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x40888889
[0x4@0x800000b39800 + 0x05d4]	[        0x3fc44444]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3fc44444
[0x4@0x800000b39800 + 0x05d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x05e0]	[        0x00420078]	|---> gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET=0x420078
[0x4@0x800000b39800 + 0x05e4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x05ec]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x4@0x800000b39800 + 0x05f0]	[        0x08700f00]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x8700f00
[0x4@0x800000b39800 + 0x05f4]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x4@0x800000b39800 + 0x05fc]	[        0x44f00000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x44f00000
[0x4@0x800000b39800 + 0x0600]	[        0x44f00000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x44f00000
[0x4@0x800000b39800 + 0x0604]	[        0xc4870000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0xc4870000
[0x4@0x800000b39800 + 0x0608]	[        0x44870000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x44870000
[0x4@0x800000b39800 + 0x060c]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x4@0x800000b39800 + 0x0610]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x4@0x800000b39800 + 0x0614]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x061c]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x4@0x800000b39800 + 0x0620]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x4@0x800000b39800 + 0x0624]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x062c]	[        0x0103ff00]	|---> gfx1101.regDB_STENCILREFMASK=0x103ff00
[0x4@0x800000b39800 + 0x0630]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000000
[0x4@0x800000b39800 + 0x0634]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x063c]	[        0x013bf000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x13bf000
[0x4@0x800000b39800 + 0x0640]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0648]	[        0x00012010]	|---> gfx1101.regVGT_SHADER_STAGES_EN=0x12010
[0x4@0x800000b39800 + 0x064c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x0654]	[        0x1f810080]	|---> gfx1101.regGE_CNTL=0x1f810080
[0x4@0x800000b39800 + 0x0658]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x4@0x800000b39800 + 0x065c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x4@0x800000b39800 + 0x0660]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x4@0x800000b39800 + 0x0664]	[        0x00000407]	|---> EVENT_TYPE=7, EVENT_INDEX=4
[0x4@0x800000b39800 + 0x0668]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x4@0x800000b39800 + 0x066c]	[        0x8070f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1807, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x4@0x800000b39800 + 0x0670]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x4@0x800000b39800 + 0x0674]	[        0x00000000]	|---> ADDR_LO=0x0
[0x4@0x800000b39800 + 0x0678]	[        0x00000000]	|---> ADDR_HI=0x0
[0x4@0x800000b39800 + 0x067c]	[        0x00000000]	|---> DATA_LO=0x0
[0x4@0x800000b39800 + 0x0680]	[        0x00000000]	|---> DATA_HI=0x0
[0x4@0x800000b39800 + 0x0684]	[        0x00000000]	|---> INT_CTXID=0x0
[0x4@0x800000b39800 + 0x0688]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x4@0x800000b39800 + 0x068c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x4@0x800000b39800 + 0x0690]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x4@0x800000b39800 + 0x0694]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x4@0x800000b39800 + 0x0698]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x4@0x800000b39800 + 0x069c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x4@0x800000b39800 + 0x06a0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x4@0x800000b39800 + 0x06a4]	[        0x00010000]	|---> GCR_CNTL=0x10000
[0x4@0x800000b39800 + 0x06a8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x4@0x800000b39800 + 0x06ac]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[0x4@0x800000b39800 + 0x06b0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x06b8]	[        0x00000005]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x5
[0x4@0x800000b39800 + 0x06bc]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x06c4]	[        0x01540400]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x1540400
[0x4@0x800000b39800 + 0x06c8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x06d0]	[        0x019b4c10]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x19b4c10
[0x4@0x800000b39800 + 0x06d4]	[        0x00248000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x248000
[0x4@0x800000b39800 + 0x06d8]	[        0x00002172]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2172
[0x4@0x800000b39800 + 0x06dc]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x06e0]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[0x4@0x800000b39800 + 0x06e4]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[0x4@0x800000b39800 + 0x06e8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x06f0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x4@0x800000b39800 + 0x06f4]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x06f8]	[        0x00000004]	|---> INDEX_COUNT=4
[0x4@0x800000b39800 + 0x06fc]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x0700]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0704]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0708]	[        0x00e00c00]	|---> SRC_ADDR_LO_OR_DATA=0xe00c00
[0x4@0x800000b39800 + 0x070c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0710]	[        0x00e00c00]	|---> DST_ADDR_LO=0xe00c00
[0x4@0x800000b39800 + 0x0714]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0718]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x071c]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0720]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0724]	[        0x00800000]	|---> SRC_ADDR_LO_OR_DATA=0x800000
[0x4@0x800000b39800 + 0x0728]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x072c]	[        0x00800000]	|---> DST_ADDR_LO=0x800000
[0x4@0x800000b39800 + 0x0730]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0734]	[        0x80000100]	|---> BYTE_COUNT=256, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0738]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0740]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x0744]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x074c]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x4@0x800000b39800 + 0x0750]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0758]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x4@0x800000b39800 + 0x075c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0764]	[        0x00cc0000]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0000
[0x4@0x800000b39800 + 0x0768]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0770]	[        0x0000086b]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x86b
[0x4@0x800000b39800 + 0x0774]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x077c]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x4@0x800000b39800 + 0x0780]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0788]	[        0x40000000]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x40000000
[0x4@0x800000b39800 + 0x078c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0794]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x4@0x800000b39800 + 0x0798]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x07a0]	[        0x00080240]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80240
[0x4@0x800000b39800 + 0x07a4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x07ac]	[        0x00000030]	|---> gfx1101.regDB_STENCIL_CONTROL=0x30
[0x4@0x800000b39800 + 0x07b0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x07b8]	[        0x0000e00f]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe00f
[0x4@0x800000b39800 + 0x07bc]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x07c4]	[        0x602c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0002
[0x4@0x800000b39800 + 0x07c8]	[        0x00000028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x28
[0x4@0x800000b39800 + 0x07cc]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x07d4]	[        0x033f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x33f0001
[0x4@0x800000b39800 + 0x07d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x07e0]	[        0x00020000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x20000
[0x4@0x800000b39800 + 0x07e4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x07ec]	[        0x00008001]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x8001
[0x4@0x800000b39800 + 0x07f0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x07f4]	[        0x002c0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0000
[0x4@0x800000b39800 + 0x07f8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x07fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0804]	[        0x00000704]	|---> gfx1101.regCB_COLOR0_INFO=0x704
[0x4@0x800000b39800 + 0x0808]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0810]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x0814]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x081c]	[        0x00000000]	|---> gfx1101.regPA_SC_VRS_OVERRIDE_CNTL=0x0
[0x4@0x800000b39800 + 0x0820]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0828]	[        0x019b4cc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4cc0
[0x4@0x800000b39800 + 0x082c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0834]	[        0x80140034]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80140034
[0x4@0x800000b39800 + 0x0838]	[        0x08700d6e]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x8700d6e
[0x4@0x800000b39800 + 0x083c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0844]	[        0x01030101]	|---> gfx1101.regDB_STENCILREFMASK=0x1030101
[0x4@0x800000b39800 + 0x0848]	[        0x01030101]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1030101
[0x4@0x800000b39800 + 0x084c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0854]	[        0x013bf000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x13bf000
[0x4@0x800000b39800 + 0x0858]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x0860]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x4@0x800000b39800 + 0x0864]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x4@0x800000b39800 + 0x086c]	[        0x00619400]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x619400
[0x4@0x800000b39800 + 0x0870]	[        0x00088001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x88001
[0x4@0x800000b39800 + 0x0874]	[        0x00000018]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x18
[0x4@0x800000b39800 + 0x0878]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003222c
[0x4@0x800000b39800 + 0x087c]	[        0x019b4d10]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x19b4d10
[0x4@0x800000b39800 + 0x0880]	[        0x00008000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x8000
[0x4@0x800000b39800 + 0x0884]	[        0x0004b2f0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x4b2f0
[0x4@0x800000b39800 + 0x0888]	[        0x3003ffac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x3003ffac
[0x4@0x800000b39800 + 0x088c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x0890]	[        0x00000018]	|---> INDEX_COUNT=24
[0x4@0x800000b39800 + 0x0894]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x0898]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x089c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x08a0]	[        0x00e00f00]	|---> SRC_ADDR_LO_OR_DATA=0xe00f00
[0x4@0x800000b39800 + 0x08a4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x08a8]	[        0x00e00f00]	|---> DST_ADDR_LO=0xe00f00
[0x4@0x800000b39800 + 0x08ac]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x08b0]	[        0x80000300]	|---> BYTE_COUNT=768, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x08b4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x08b8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x08bc]	[        0x00800100]	|---> SRC_ADDR_LO_OR_DATA=0x800100
[0x4@0x800000b39800 + 0x08c0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x08c4]	[        0x00800100]	|---> DST_ADDR_LO=0x800100
[0x4@0x800000b39800 + 0x08c8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x08cc]	[        0x80000100]	|---> BYTE_COUNT=256, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x08d0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x08d8]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x08dc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x08e4]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x4@0x800000b39800 + 0x08e8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x08f0]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x4@0x800000b39800 + 0x08f4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x08fc]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x4@0x800000b39800 + 0x0900]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0908]	[        0x00000201]	|---> gfx1101.regDB_DEPTH_CONTROL=0x201
[0x4@0x800000b39800 + 0x090c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0914]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CONTROL=0x0
[0x4@0x800000b39800 + 0x0918]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0920]	[        0x0000c000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xc000
[0x4@0x800000b39800 + 0x0924]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x092c]	[        0x602c0005]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0005
[0x4@0x800000b39800 + 0x0930]	[        0x00000030]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x30
[0x4@0x800000b39800 + 0x0934]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x093c]	[        0x00000002]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x2
[0x4@0x800000b39800 + 0x0940]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0948]	[        0x043f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x43f0001
[0x4@0x800000b39800 + 0x094c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0954]	[        0x00040000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x40000
[0x4@0x800000b39800 + 0x0958]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0960]	[        0x0000400a]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400a
[0x4@0x800000b39800 + 0x0964]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x0968]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x4@0x800000b39800 + 0x096c]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0970]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0978]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x4@0x800000b39800 + 0x097c]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x4@0x800000b39800 + 0x0980]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0988]	[        0x00000002]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x2
[0x4@0x800000b39800 + 0x098c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0994]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x4@0x800000b39800 + 0x0998]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x4
[0x4@0x800000b39800 + 0x099c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09a4]	[        0x0000000f]	|---> gfx1101.regCB_SHADER_MASK=0xf
[0x4@0x800000b39800 + 0x09a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09b0]	[        0x0105a000]	|---> gfx1101.regCB_COLOR0_BASE=0x105a000
[0x4@0x800000b39800 + 0x09b4]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x4@0x800000b39800 + 0x09bc]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x4@0x800000b39800 + 0x09c0]	[        0x0002880a]	|---> gfx1101.regCB_COLOR0_INFO=0x2880a
[0x4@0x800000b39800 + 0x09c4]	[        0x00000004]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x4
[0x4@0x800000b39800 + 0x09c8]	[        0x00440618]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440618
[0x4@0x800000b39800 + 0x09cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09d4]	[        0x0107a080]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x107a080
[0x4@0x800000b39800 + 0x09d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09e0]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x4@0x800000b39800 + 0x09e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09ec]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x4@0x800000b39800 + 0x09f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x09f8]	[        0x03bfc86f]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0x3bfc86f
[0x4@0x800000b39800 + 0x09fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0a04]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x4@0x800000b39800 + 0x0a08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0a10]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x0a14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0a1c]	[        0x0000000f]	|---> gfx1101.regCB_TARGET_MASK=0xf
[0x4@0x800000b39800 + 0x0a20]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x4@0x800000b39800 + 0x0a28]	[        0x00000005]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x5
[0x4@0x800000b39800 + 0x0a2c]	[        0x00000006]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x6
[0x4@0x800000b39800 + 0x0a30]	[        0x00000002]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x2
[0x4@0x800000b39800 + 0x0a34]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0a3c]	[        0x019b4d40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4d40
[0x4@0x800000b39800 + 0x0a40]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0a48]	[        0x013c4a00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4a00
[0x4@0x800000b39800 + 0x0a4c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0a54]	[        0x01000101]	|---> gfx1101.regDB_STENCILREFMASK=0x1000101
[0x4@0x800000b39800 + 0x0a58]	[        0x01000101]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000101
[0x4@0x800000b39800 + 0x0a5c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x0a64]	[        0x00000000]	|---> gfx1101.regSPI_PS_INPUT_CNTL_0=0x0
[0x4@0x800000b39800 + 0x0a68]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_CNTL_1=0x1
[0x4@0x800000b39800 + 0x0a6c]	[        0xc00c7600]	Opcode 0x76 [PKT3_SET_SH_REG] (13 words, type: 3, hdr: 0xc00c7600)
[0x4@0x800000b39800 + 0x0a74]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x0a78]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x0a7c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x0a80]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x0a84]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x0a88]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x0a8c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x0a90]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x0a94]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x0a98]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x0a9c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x0aa0]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x0aa4]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[0x4@0x800000b39800 + 0x0aa8]	[        0x20000243]	|---> INDEX=[index_type]/2
[0x4@0x800000b39800 + 0x0aac]	[        0x00000002]	|---> gfx1101.regVGT_INDEX_TYPE=0x2
[0x4@0x800000b39800 + 0x0ab0]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0ab4]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0ab8]	[        0x0a800000]	|---> INDEX_BASE_LO=0xa800000
[0x4@0x800000b39800 + 0x0abc]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0ac0]	[        0x00000018]	|---> INDEX_COUNT=24
[0x4@0x800000b39800 + 0x0ac4]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0ac8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0acc]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0ad0]	[        0x00c00000]	|---> SRC_ADDR_LO_OR_DATA=0xc00000
[0x4@0x800000b39800 + 0x0ad4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ad8]	[        0x00c00000]	|---> DST_ADDR_LO=0xc00000
[0x4@0x800000b39800 + 0x0adc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ae0]	[        0x80000400]	|---> BYTE_COUNT=1024, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0ae4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0ae8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0aec]	[        0x00400a00]	|---> SRC_ADDR_LO_OR_DATA=0x400a00
[0x4@0x800000b39800 + 0x0af0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0af4]	[        0x00400a00]	|---> DST_ADDR_LO=0x400a00
[0x4@0x800000b39800 + 0x0af8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0afc]	[        0x80000200]	|---> BYTE_COUNT=512, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0b00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b08]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x0b0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b14]	[        0x40000501]	|---> gfx1101.regCB_BLEND0_CONTROL=0x40000501
[0x4@0x800000b39800 + 0x0b18]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b20]	[        0x01510151]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x1510151
[0x4@0x800000b39800 + 0x0b24]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b2c]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x4@0x800000b39800 + 0x0b30]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0b38]	[        0x0000c008]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xc008
[0x4@0x800000b39800 + 0x0b3c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0b44]	[        0x602c0004]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0004
[0x4@0x800000b39800 + 0x0b48]	[        0x00000030]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x30
[0x4@0x800000b39800 + 0x0b4c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b54]	[        0x00000000]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x0
[0x4@0x800000b39800 + 0x0b58]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0b60]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x4@0x800000b39800 + 0x0b64]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0b6c]	[        0x0000401c]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x401c
[0x4@0x800000b39800 + 0x0b70]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x0b74]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x4@0x800000b39800 + 0x0b78]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0b7c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b84]	[        0x00000001]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x1
[0x4@0x800000b39800 + 0x0b88]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0b90]	[        0x0a000010]	|---> gfx1101.regDB_SHADER_CONTROL=0xa000010
[0x4@0x800000b39800 + 0x0b94]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0b9c]	[        0x019b4e00]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4e00
[0x4@0x800000b39800 + 0x0ba0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0ba8]	[        0x013c4a40]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4a40
[0x4@0x800000b39800 + 0x0bac]	[        0xc00c7600]	Opcode 0x76 [PKT3_SET_SH_REG] (13 words, type: 3, hdr: 0xc00c7600)
[0x4@0x800000b39800 + 0x0bb4]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x0bb8]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x0bbc]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x0bc0]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x0bc4]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x0bc8]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x0bcc]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x0bd0]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x0bd4]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x0bd8]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x0bdc]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x0be0]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x0be4]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0be8]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0bec]	[        0x0a800018]	|---> INDEX_BASE_LO=0xa800018
[0x4@0x800000b39800 + 0x0bf0]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0bf4]	[        0x00000018]	|---> INDEX_COUNT=24
[0x4@0x800000b39800 + 0x0bf8]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0bfc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0c00]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0c04]	[        0x00c00800]	|---> SRC_ADDR_LO_OR_DATA=0xc00800
[0x4@0x800000b39800 + 0x0c08]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0c0c]	[        0x00c00800]	|---> DST_ADDR_LO=0xc00800
[0x4@0x800000b39800 + 0x0c10]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0c14]	[        0x80000400]	|---> BYTE_COUNT=1024, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0c18]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0c1c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0c20]	[        0x00401c00]	|---> SRC_ADDR_LO_OR_DATA=0x401c00
[0x4@0x800000b39800 + 0x0c24]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0c28]	[        0x00401c00]	|---> DST_ADDR_LO=0x401c00
[0x4@0x800000b39800 + 0x0c2c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0c30]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0c34]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0c3c]	[        0x013c4a80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4a80
[0x4@0x800000b39800 + 0x0c40]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0c44]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0c48]	[        0x0a800030]	|---> INDEX_BASE_LO=0xa800030
[0x4@0x800000b39800 + 0x0c4c]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0c50]	[        0x00000030]	|---> INDEX_COUNT=48
[0x4@0x800000b39800 + 0x0c54]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0c58]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0c60]	[        0x013c4ac0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4ac0
[0x4@0x800000b39800 + 0x0c64]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0c68]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0c6c]	[        0x0a800060]	|---> INDEX_BASE_LO=0xa800060
[0x4@0x800000b39800 + 0x0c70]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0c74]	[        0x00000048]	|---> INDEX_COUNT=72
[0x4@0x800000b39800 + 0x0c78]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0c7c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0c84]	[        0x013c4b00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4b00
[0x4@0x800000b39800 + 0x0c88]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x0c90]	[        0x00000005]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x5
[0x4@0x800000b39800 + 0x0c94]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0c9c]	[        0x00000070]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x70
[0x4@0x800000b39800 + 0x0ca0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x0ca4]	[        0x00000004]	|---> INDEX_COUNT=4
[0x4@0x800000b39800 + 0x0ca8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x0cac]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0cb4]	[        0x00010006]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0x10006
[0x4@0x800000b39800 + 0x0cb8]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0cc0]	[        0x602c0007]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0007
[0x4@0x800000b39800 + 0x0cc4]	[        0x00000038]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x38
[0x4@0x800000b39800 + 0x0cc8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0cd0]	[        0x00000002]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x2
[0x4@0x800000b39800 + 0x0cd4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0cdc]	[        0x04bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x4bf0001
[0x4@0x800000b39800 + 0x0ce0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0ce8]	[        0x00050000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x50000
[0x4@0x800000b39800 + 0x0cec]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0cf4]	[        0x0000e015]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0xe015
[0x4@0x800000b39800 + 0x0cf8]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x0cfc]	[        0x022c0004]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0004
[0x4@0x800000b39800 + 0x0d00]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0d04]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0d0c]	[        0x00000002]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x2
[0x4@0x800000b39800 + 0x0d10]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0d18]	[        0x019b4ec0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4ec0
[0x4@0x800000b39800 + 0x0d1c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0d24]	[        0x013c4b80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4b80
[0x4@0x800000b39800 + 0x0d28]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x0d30]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x4@0x800000b39800 + 0x0d34]	[        0xc0107600]	Opcode 0x76 [PKT3_SET_SH_REG] (17 words, type: 3, hdr: 0xc0107600)
[0x4@0x800000b39800 + 0x0d3c]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x0d40]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x0d44]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x0d48]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x0d4c]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x0d50]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x0d54]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x0d58]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x0d5c]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x0d60]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x0d64]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x0d68]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x0d6c]	[        0x22496018]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_24=0x22496018
[0x4@0x800000b39800 + 0x0d70]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_25=0x208001
[0x4@0x800000b39800 + 0x0d74]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_26=0x2bc
[0x4@0x800000b39800 + 0x0d78]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_27=0x1003222c
[0x4@0x800000b39800 + 0x0d7c]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[0x4@0x800000b39800 + 0x0d80]	[        0x20000243]	|---> INDEX=[index_type]/2
[0x4@0x800000b39800 + 0x0d84]	[        0x00000002]	|---> gfx1101.regVGT_INDEX_TYPE=0x2
[0x4@0x800000b39800 + 0x0d88]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0d90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x4@0x800000b39800 + 0x0d94]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0d98]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0d9c]	[        0x0a8000ae]	|---> INDEX_BASE_LO=0xa8000ae
[0x4@0x800000b39800 + 0x0da0]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0da4]	[        0x00000012]	|---> INDEX_COUNT=18
[0x4@0x800000b39800 + 0x0da8]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0dac]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0db0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0db4]	[        0x01000600]	|---> SRC_ADDR_LO_OR_DATA=0x1000600
[0x4@0x800000b39800 + 0x0db8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0dbc]	[        0x01000600]	|---> DST_ADDR_LO=0x1000600
[0x4@0x800000b39800 + 0x0dc0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0dc4]	[        0x80000480]	|---> BYTE_COUNT=1152, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0dc8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0dcc]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0dd0]	[        0x00e01500]	|---> SRC_ADDR_LO_OR_DATA=0xe01500
[0x4@0x800000b39800 + 0x0dd4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0dd8]	[        0x00e01500]	|---> DST_ADDR_LO=0xe01500
[0x4@0x800000b39800 + 0x0ddc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0de0]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0de4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0dec]	[        0x0000c008]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xc008
[0x4@0x800000b39800 + 0x0df0]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0df8]	[        0x602c0004]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0004
[0x4@0x800000b39800 + 0x0dfc]	[        0x00000030]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x30
[0x4@0x800000b39800 + 0x0e00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0e08]	[        0x00000000]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x0
[0x4@0x800000b39800 + 0x0e0c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0e14]	[        0x043f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x43f0001
[0x4@0x800000b39800 + 0x0e18]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0e20]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x4@0x800000b39800 + 0x0e24]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0e2c]	[        0x0000401c]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x401c
[0x4@0x800000b39800 + 0x0e30]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x0e34]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x4@0x800000b39800 + 0x0e38]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0e3c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0e44]	[        0x00000001]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x1
[0x4@0x800000b39800 + 0x0e48]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0e50]	[        0x019b4fc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b4fc0
[0x4@0x800000b39800 + 0x0e54]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0e5c]	[        0x013c4c00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4c00
[0x4@0x800000b39800 + 0x0e60]	[        0xc00c7600]	Opcode 0x76 [PKT3_SET_SH_REG] (13 words, type: 3, hdr: 0xc00c7600)
[0x4@0x800000b39800 + 0x0e68]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x0e6c]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x0e70]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x0e74]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x0e78]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x0e7c]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x0e80]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x0e84]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x0e88]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x0e8c]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x0e90]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x0e94]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x0e98]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0e9c]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0ea0]	[        0x0a8000c0]	|---> INDEX_BASE_LO=0xa8000c0
[0x4@0x800000b39800 + 0x0ea4]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0ea8]	[        0x0000000c]	|---> INDEX_COUNT=12
[0x4@0x800000b39800 + 0x0eac]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0eb0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0eb4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0eb8]	[        0x00c00800]	|---> SRC_ADDR_LO_OR_DATA=0xc00800
[0x4@0x800000b39800 + 0x0ebc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ec0]	[        0x00c00800]	|---> DST_ADDR_LO=0xc00800
[0x4@0x800000b39800 + 0x0ec4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ec8]	[        0x80000400]	|---> BYTE_COUNT=1024, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0ecc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0ed0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0ed4]	[        0x00401c00]	|---> SRC_ADDR_LO_OR_DATA=0x401c00
[0x4@0x800000b39800 + 0x0ed8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0edc]	[        0x00401c00]	|---> DST_ADDR_LO=0x401c00
[0x4@0x800000b39800 + 0x0ee0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ee4]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0ee8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0ef0]	[        0x00010006]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0x10006
[0x4@0x800000b39800 + 0x0ef4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x0efc]	[        0x602c0007]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0007
[0x4@0x800000b39800 + 0x0f00]	[        0x00000038]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x38
[0x4@0x800000b39800 + 0x0f04]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0f0c]	[        0x00000002]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x2
[0x4@0x800000b39800 + 0x0f10]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0f18]	[        0x04bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x4bf0001
[0x4@0x800000b39800 + 0x0f1c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0f24]	[        0x00050000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x50000
[0x4@0x800000b39800 + 0x0f28]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x0f30]	[        0x0000e015]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0xe015
[0x4@0x800000b39800 + 0x0f34]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x0f38]	[        0x022c0004]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0004
[0x4@0x800000b39800 + 0x0f3c]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x0f40]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x0f48]	[        0x00000002]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x2
[0x4@0x800000b39800 + 0x0f4c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0f54]	[        0x019b5080]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b5080
[0x4@0x800000b39800 + 0x0f58]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x0f60]	[        0x013c4c80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4c80
[0x4@0x800000b39800 + 0x0f64]	[        0xc0107600]	Opcode 0x76 [PKT3_SET_SH_REG] (17 words, type: 3, hdr: 0xc0107600)
[0x4@0x800000b39800 + 0x0f6c]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x0f70]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x0f74]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x0f78]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x0f7c]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x0f80]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x0f84]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x0f88]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x0f8c]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x0f90]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x0f94]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x0f98]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x0f9c]	[        0x22496018]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_24=0x22496018
[0x4@0x800000b39800 + 0x0fa0]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_25=0x208001
[0x4@0x800000b39800 + 0x0fa4]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_26=0x2bc
[0x4@0x800000b39800 + 0x0fa8]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_27=0x1003222c
[0x4@0x800000b39800 + 0x0fac]	[        0xc0042700]	Opcode 0x27 [PKT3_DRAW_INDEX_2] (5 words, type: 3, hdr: 0xc0042700)
[0x4@0x800000b39800 + 0x0fb0]	[        0x00000180]	|---> MAX_SIZE=384
[0x4@0x800000b39800 + 0x0fb4]	[        0x0a8000cc]	|---> INDEX_BASE_LO=0xa8000cc
[0x4@0x800000b39800 + 0x0fb8]	[        0xffff8001]	|---> INDEX_BASE_HI=0xffff8001
[0x4@0x800000b39800 + 0x0fbc]	[        0x00000036]	|---> INDEX_COUNT=54
[0x4@0x800000b39800 + 0x0fc0]	[        0x00000000]	|---> DRAW_INITIATOR=0
[0x4@0x800000b39800 + 0x0fc4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0fc8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0fcc]	[        0x01000600]	|---> SRC_ADDR_LO_OR_DATA=0x1000600
[0x4@0x800000b39800 + 0x0fd0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0fd4]	[        0x01000600]	|---> DST_ADDR_LO=0x1000600
[0x4@0x800000b39800 + 0x0fd8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0fdc]	[        0x80000480]	|---> BYTE_COUNT=1152, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0fe0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x0fe4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x0fe8]	[        0x00e01500]	|---> SRC_ADDR_LO_OR_DATA=0xe01500
[0x4@0x800000b39800 + 0x0fec]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ff0]	[        0x00e01500]	|---> DST_ADDR_LO=0xe01500
[0x4@0x800000b39800 + 0x0ff4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x0ff8]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x0ffc]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1004]	[        0x0000c000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xc000
[0x4@0x800000b39800 + 0x1008]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x1010]	[        0x602c0005]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0005
[0x4@0x800000b39800 + 0x1014]	[        0x00000030]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x30
[0x4@0x800000b39800 + 0x1018]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1020]	[        0x043f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x43f0001
[0x4@0x800000b39800 + 0x1024]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x102c]	[        0x00040000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x40000
[0x4@0x800000b39800 + 0x1030]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x1038]	[        0x0000400a]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400a
[0x4@0x800000b39800 + 0x103c]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x1040]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x4@0x800000b39800 + 0x1044]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x1048]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1050]	[        0x019b5180]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b5180
[0x4@0x800000b39800 + 0x1054]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x105c]	[        0x013c4d00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4d00
[0x4@0x800000b39800 + 0x1060]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x1068]	[        0x00000005]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x5
[0x4@0x800000b39800 + 0x106c]	[        0xc00c7600]	Opcode 0x76 [PKT3_SET_SH_REG] (13 words, type: 3, hdr: 0xc00c7600)
[0x4@0x800000b39800 + 0x1074]	[        0x22496000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22496000
[0x4@0x800000b39800 + 0x1078]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x107c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2bc
[0x4@0x800000b39800 + 0x1080]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x1084]	[        0x2249600c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249600c
[0x4@0x800000b39800 + 0x1088]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x108c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x2bc
[0x4@0x800000b39800 + 0x1090]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x1094]	[        0x22496010]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22496010
[0x4@0x800000b39800 + 0x1098]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x109c]	[        0x000002bc]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x2bc
[0x4@0x800000b39800 + 0x10a0]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x10a4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x10ac]	[        0x000000ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0xac
[0x4@0x800000b39800 + 0x10b0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x10b4]	[        0x00000004]	|---> INDEX_COUNT=4
[0x4@0x800000b39800 + 0x10b8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x10bc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x10c0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x10c4]	[        0x00c00000]	|---> SRC_ADDR_LO_OR_DATA=0xc00000
[0x4@0x800000b39800 + 0x10c8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x10cc]	[        0x00c00000]	|---> DST_ADDR_LO=0xc00000
[0x4@0x800000b39800 + 0x10d0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x10d4]	[        0x80000400]	|---> BYTE_COUNT=1024, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x10d8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x10dc]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x10e0]	[        0x00400a00]	|---> SRC_ADDR_LO_OR_DATA=0x400a00
[0x4@0x800000b39800 + 0x10e4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x10e8]	[        0x00400a00]	|---> DST_ADDR_LO=0x400a00
[0x4@0x800000b39800 + 0x10ec]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x10f0]	[        0x80000200]	|---> BYTE_COUNT=512, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x10f4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x10fc]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x1100]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1108]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x4@0x800000b39800 + 0x110c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1114]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x4@0x800000b39800 + 0x1118]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1120]	[        0x00cc0000]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0000
[0x4@0x800000b39800 + 0x1124]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x112c]	[        0x00000869]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x869
[0x4@0x800000b39800 + 0x1130]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1138]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_SIZE=0x0
[0x4@0x800000b39800 + 0x113c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1144]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x0
[0x4@0x800000b39800 + 0x1148]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1150]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_CNTL=0x0
[0x4@0x800000b39800 + 0x1154]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x115c]	[        0x00080244]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80244
[0x4@0x800000b39800 + 0x1160]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1168]	[        0x00000701]	|---> gfx1101.regDB_DEPTH_CONTROL=0x701
[0x4@0x800000b39800 + 0x116c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1174]	[        0x00000333]	|---> gfx1101.regDB_STENCIL_CONTROL=0x333
[0x4@0x800000b39800 + 0x1178]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1180]	[        0x0000e00c]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe00c
[0x4@0x800000b39800 + 0x1184]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x118c]	[        0x602c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0002
[0x4@0x800000b39800 + 0x1190]	[        0x00000020]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x20
[0x4@0x800000b39800 + 0x1194]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x119c]	[        0x00000080]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x80
[0x4@0x800000b39800 + 0x11a0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x11a8]	[        0x02bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x2bf0001
[0x4@0x800000b39800 + 0x11ac]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x11b4]	[        0x00020000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x20000
[0x4@0x800000b39800 + 0x11b8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x11c0]	[        0x00008000]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x8000
[0x4@0x800000b39800 + 0x11c4]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x11c8]	[        0x002c0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0000
[0x4@0x800000b39800 + 0x11cc]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x11d0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x11d8]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x1
[0x4@0x800000b39800 + 0x11dc]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0x1
[0x4@0x800000b39800 + 0x11e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x11e8]	[        0x00000000]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x0
[0x4@0x800000b39800 + 0x11ec]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x11f4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x4@0x800000b39800 + 0x11f8]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x1
[0x4@0x800000b39800 + 0x11fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1204]	[        0x00000000]	|---> gfx1101.regCB_SHADER_MASK=0x0
[0x4@0x800000b39800 + 0x1208]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1210]	[        0x00000704]	|---> gfx1101.regCB_COLOR0_INFO=0x704
[0x4@0x800000b39800 + 0x1214]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x121c]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x1220]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1228]	[        0x00000010]	|---> gfx1101.regDB_SHADER_CONTROL=0x10
[0x4@0x800000b39800 + 0x122c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1234]	[        0x00000051]	|---> gfx1101.regPA_SC_VRS_OVERRIDE_CNTL=0x51
[0x4@0x800000b39800 + 0x1238]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1240]	[        0x00000000]	|---> gfx1101.regCB_TARGET_MASK=0x0
[0x4@0x800000b39800 + 0x1244]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x4@0x800000b39800 + 0x124c]	[        0x00000001]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x1
[0x4@0x800000b39800 + 0x1250]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x0
[0x4@0x800000b39800 + 0x1254]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x0
[0x4@0x800000b39800 + 0x1258]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1260]	[        0x013c4f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_2=0x13c4f40
[0x4@0x800000b39800 + 0x1264]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x126c]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x4@0x800000b39800 + 0x1270]	[        0x08700f00]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x8700f00
[0x4@0x800000b39800 + 0x1274]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x127c]	[        0x0103ff00]	|---> gfx1101.regDB_STENCILREFMASK=0x103ff00
[0x4@0x800000b39800 + 0x1280]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000000
[0x4@0x800000b39800 + 0x1284]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x128c]	[        0x013bf000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x13bf000
[0x4@0x800000b39800 + 0x1290]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x1298]	[        0x019b5250]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x19b5250
[0x4@0x800000b39800 + 0x129c]	[        0x00248000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x248000
[0x4@0x800000b39800 + 0x12a0]	[        0x00002145]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x2145
[0x4@0x800000b39800 + 0x12a4]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x12a8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x12b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x4@0x800000b39800 + 0x12b4]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x12b8]	[        0x00000004]	|---> INDEX_COUNT=4
[0x4@0x800000b39800 + 0x12bc]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x12c0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x12c4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x12c8]	[        0x00e00c00]	|---> SRC_ADDR_LO_OR_DATA=0xe00c00
[0x4@0x800000b39800 + 0x12cc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x12d0]	[        0x00e00c00]	|---> DST_ADDR_LO=0xe00c00
[0x4@0x800000b39800 + 0x12d4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x12d8]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x12dc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x12e0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x12e4]	[        0x00800000]	|---> SRC_ADDR_LO_OR_DATA=0x800000
[0x4@0x800000b39800 + 0x12e8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x12ec]	[        0x00800000]	|---> DST_ADDR_LO=0x800000
[0x4@0x800000b39800 + 0x12f0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x12f4]	[        0x80000100]	|---> BYTE_COUNT=256, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x12f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1300]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x1304]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x130c]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x4@0x800000b39800 + 0x1310]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1318]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x4@0x800000b39800 + 0x131c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1324]	[        0x00cc0000]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0000
[0x4@0x800000b39800 + 0x1328]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1330]	[        0x0000086b]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x86b
[0x4@0x800000b39800 + 0x1334]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x133c]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x4@0x800000b39800 + 0x1340]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1348]	[        0x40000000]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x40000000
[0x4@0x800000b39800 + 0x134c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1354]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x4@0x800000b39800 + 0x1358]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1360]	[        0x00080240]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80240
[0x4@0x800000b39800 + 0x1364]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x136c]	[        0x00000030]	|---> gfx1101.regDB_STENCIL_CONTROL=0x30
[0x4@0x800000b39800 + 0x1370]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1378]	[        0x0000e00f]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe00f
[0x4@0x800000b39800 + 0x137c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x1384]	[        0x602c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0002
[0x4@0x800000b39800 + 0x1388]	[        0x00000028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x28
[0x4@0x800000b39800 + 0x138c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1394]	[        0x033f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x33f0001
[0x4@0x800000b39800 + 0x1398]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x13a0]	[        0x00020000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x20000
[0x4@0x800000b39800 + 0x13a4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x13ac]	[        0x00008001]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x8001
[0x4@0x800000b39800 + 0x13b0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x13b4]	[        0x002c0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0000
[0x4@0x800000b39800 + 0x13b8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x13bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x13c4]	[        0x00000704]	|---> gfx1101.regCB_COLOR0_INFO=0x704
[0x4@0x800000b39800 + 0x13c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x13d0]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x13d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x13dc]	[        0x00000000]	|---> gfx1101.regPA_SC_VRS_OVERRIDE_CNTL=0x0
[0x4@0x800000b39800 + 0x13e0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x13e8]	[        0x019b5300]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b5300
[0x4@0x800000b39800 + 0x13ec]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x13f4]	[        0x80200034]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80200034
[0x4@0x800000b39800 + 0x13f8]	[        0x08700042]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x8700042
[0x4@0x800000b39800 + 0x13fc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x1404]	[        0x01030101]	|---> gfx1101.regDB_STENCILREFMASK=0x1030101
[0x4@0x800000b39800 + 0x1408]	[        0x01030101]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1030101
[0x4@0x800000b39800 + 0x140c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1414]	[        0x013bf000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x13bf000
[0x4@0x800000b39800 + 0x1418]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x1420]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x4@0x800000b39800 + 0x1424]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x4@0x800000b39800 + 0x142c]	[        0x00615600]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x615600
[0x4@0x800000b39800 + 0x1430]	[        0x00088001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x88001
[0x4@0x800000b39800 + 0x1434]	[        0x00000018]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x18
[0x4@0x800000b39800 + 0x1438]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003222c
[0x4@0x800000b39800 + 0x143c]	[        0x019b5350]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x19b5350
[0x4@0x800000b39800 + 0x1440]	[        0x00008000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x8000
[0x4@0x800000b39800 + 0x1444]	[        0x0004acb0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x4acb0
[0x4@0x800000b39800 + 0x1448]	[        0x3003ffac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x3003ffac
[0x4@0x800000b39800 + 0x144c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x1450]	[        0x00000018]	|---> INDEX_COUNT=24
[0x4@0x800000b39800 + 0x1454]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x1458]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x145c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x1460]	[        0x00e00f00]	|---> SRC_ADDR_LO_OR_DATA=0xe00f00
[0x4@0x800000b39800 + 0x1464]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1468]	[        0x00e00f00]	|---> DST_ADDR_LO=0xe00f00
[0x4@0x800000b39800 + 0x146c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1470]	[        0x80000300]	|---> BYTE_COUNT=768, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x1474]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x1478]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x147c]	[        0x00800100]	|---> SRC_ADDR_LO_OR_DATA=0x800100
[0x4@0x800000b39800 + 0x1480]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1484]	[        0x00800100]	|---> DST_ADDR_LO=0x800100
[0x4@0x800000b39800 + 0x1488]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x148c]	[        0x80000100]	|---> BYTE_COUNT=256, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x1490]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1498]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x4@0x800000b39800 + 0x149c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14a4]	[        0x40000501]	|---> gfx1101.regCB_BLEND0_CONTROL=0x40000501
[0x4@0x800000b39800 + 0x14a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14b0]	[        0x01510151]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x1510151
[0x4@0x800000b39800 + 0x14b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14bc]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x4@0x800000b39800 + 0x14c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14c8]	[        0x00000201]	|---> gfx1101.regDB_DEPTH_CONTROL=0x201
[0x4@0x800000b39800 + 0x14cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14d4]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CONTROL=0x0
[0x4@0x800000b39800 + 0x14d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x14e0]	[        0x0000c000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xc000
[0x4@0x800000b39800 + 0x14e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x14ec]	[        0x602c0005]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0005
[0x4@0x800000b39800 + 0x14f0]	[        0x00000030]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x30
[0x4@0x800000b39800 + 0x14f4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x14fc]	[        0x00000002]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x2
[0x4@0x800000b39800 + 0x1500]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1508]	[        0x043f0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x43f0001
[0x4@0x800000b39800 + 0x150c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1514]	[        0x00040000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x40000
[0x4@0x800000b39800 + 0x1518]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x1520]	[        0x0000400a]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400a
[0x4@0x800000b39800 + 0x1524]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x4@0x800000b39800 + 0x1528]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x4@0x800000b39800 + 0x152c]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x4@0x800000b39800 + 0x1530]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x1538]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x4@0x800000b39800 + 0x153c]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x4@0x800000b39800 + 0x1540]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1548]	[        0x00000002]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x2
[0x4@0x800000b39800 + 0x154c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x1554]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x4@0x800000b39800 + 0x1558]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x4
[0x4@0x800000b39800 + 0x155c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1564]	[        0x0000000f]	|---> gfx1101.regCB_SHADER_MASK=0xf
[0x4@0x800000b39800 + 0x1568]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1570]	[        0x0105a000]	|---> gfx1101.regCB_COLOR0_BASE=0x105a000
[0x4@0x800000b39800 + 0x1574]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x4@0x800000b39800 + 0x157c]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x4@0x800000b39800 + 0x1580]	[        0x0002880a]	|---> gfx1101.regCB_COLOR0_INFO=0x2880a
[0x4@0x800000b39800 + 0x1584]	[        0x00000004]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x4
[0x4@0x800000b39800 + 0x1588]	[        0x00440618]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440618
[0x4@0x800000b39800 + 0x158c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x1594]	[        0x0107a080]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x107a080
[0x4@0x800000b39800 + 0x1598]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15a0]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x4@0x800000b39800 + 0x15a4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15ac]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x4@0x800000b39800 + 0x15b0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15b8]	[        0x03bfc86f]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0x3bfc86f
[0x4@0x800000b39800 + 0x15bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15c4]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x4@0x800000b39800 + 0x15c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15d0]	[        0x08700f00]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x8700f00
[0x4@0x800000b39800 + 0x15d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15dc]	[        0x0a000010]	|---> gfx1101.regDB_SHADER_CONTROL=0xa000010
[0x4@0x800000b39800 + 0x15e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x4@0x800000b39800 + 0x15e8]	[        0x0000000f]	|---> gfx1101.regCB_TARGET_MASK=0xf
[0x4@0x800000b39800 + 0x15ec]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x4@0x800000b39800 + 0x15f4]	[        0x00000005]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x5
[0x4@0x800000b39800 + 0x15f8]	[        0x00000006]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x6
[0x4@0x800000b39800 + 0x15fc]	[        0x00000002]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x2
[0x4@0x800000b39800 + 0x1600]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1608]	[        0x019b5380]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x19b5380
[0x4@0x800000b39800 + 0x160c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x1614]	[        0x013c4d80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x13c4d80
[0x4@0x800000b39800 + 0x1618]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x4@0x800000b39800 + 0x1620]	[        0x01000101]	|---> gfx1101.regDB_STENCILREFMASK=0x1000101
[0x4@0x800000b39800 + 0x1624]	[        0x01000101]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000101
[0x4@0x800000b39800 + 0x1628]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x4@0x800000b39800 + 0x1630]	[        0x00000005]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x5
[0x4@0x800000b39800 + 0x1634]	[        0xc00c7600]	Opcode 0x76 [PKT3_SET_SH_REG] (13 words, type: 3, hdr: 0xc00c7600)
[0x4@0x800000b39800 + 0x163c]	[        0x22497600]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x22497600
[0x4@0x800000b39800 + 0x1640]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0x208001
[0x4@0x800000b39800 + 0x1644]	[        0x0000020c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x20c
[0x4@0x800000b39800 + 0x1648]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x4@0x800000b39800 + 0x164c]	[        0x2249760c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0x2249760c
[0x4@0x800000b39800 + 0x1650]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0x208001
[0x4@0x800000b39800 + 0x1654]	[        0x0000020c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x20c
[0x4@0x800000b39800 + 0x1658]	[        0x1002afac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1002afac
[0x4@0x800000b39800 + 0x165c]	[        0x22497610]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_20=0x22497610
[0x4@0x800000b39800 + 0x1660]	[        0x00208001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_21=0x208001
[0x4@0x800000b39800 + 0x1664]	[        0x0000020c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_22=0x20c
[0x4@0x800000b39800 + 0x1668]	[        0x1003222c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_23=0x1003222c
[0x4@0x800000b39800 + 0x166c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x4@0x800000b39800 + 0x1670]	[        0x00000004]	|---> INDEX_COUNT=4
[0x4@0x800000b39800 + 0x1674]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x4@0x800000b39800 + 0x1678]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x167c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x1680]	[        0x00c00000]	|---> SRC_ADDR_LO_OR_DATA=0xc00000
[0x4@0x800000b39800 + 0x1684]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1688]	[        0x00c00000]	|---> DST_ADDR_LO=0xc00000
[0x4@0x800000b39800 + 0x168c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1690]	[        0x80000400]	|---> BYTE_COUNT=1024, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x1694]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x1698]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x169c]	[        0x00400a00]	|---> SRC_ADDR_LO_OR_DATA=0x400a00
[0x4@0x800000b39800 + 0x16a0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x16a4]	[        0x00400a00]	|---> DST_ADDR_LO=0x400a00
[0x4@0x800000b39800 + 0x16a8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x16ac]	[        0x80000200]	|---> BYTE_COUNT=512, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x16b0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x16b8]	[        0x0000e000]	|---> gfx1101.regCOMPUTE_PGM_LO=0xe000
[0x4@0x800000b39800 + 0x16bc]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x16c4]	[        0x002c0004]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x2c0004
[0x4@0x800000b39800 + 0x16c8]	[        0x00000998]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x998
[0x4@0x800000b39800 + 0x16cc]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x16d4]	[        0x00000180]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x180
[0x4@0x800000b39800 + 0x16d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x16e0]	[        0x00000050]	|---> gfx1101.regCOMPUTE_PGM_RSRC3=0x50
[0x4@0x800000b39800 + 0x16e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x4@0x800000b39800 + 0x16ec]	[        0x013c4fd0]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x13c4fd0
[0x4@0x800000b39800 + 0x16f0]	[        0x018de880]	|---> gfx1101.regCOMPUTE_USER_DATA_3=0x18de880
[0x4@0x800000b39800 + 0x16f4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x4@0x800000b39800 + 0x16fc]	[        0x079e0000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x79e0000
[0x4@0x800000b39800 + 0x1700]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x4@0x800000b39800 + 0x1704]	[        0x00050000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x50000
[0x4@0x800000b39800 + 0x1708]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x4@0x800000b39800 + 0x170c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x4@0x800000b39800 + 0x1710]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x4@0x800000b39800 + 0x1714]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x4@0x800000b39800 + 0x1718]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x4@0x800000b39800 + 0x171c]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x4@0x800000b39800 + 0x1720]	[        0x00000000]	|---> ADDR_LO=0x0
[0x4@0x800000b39800 + 0x1724]	[        0x00000000]	|---> ADDR_HI=0x0
[0x4@0x800000b39800 + 0x1728]	[        0x00000000]	|---> DATA_LO=0x0
[0x4@0x800000b39800 + 0x172c]	[        0x00000000]	|---> DATA_HI=0x0
[0x4@0x800000b39800 + 0x1730]	[        0x00000000]	|---> INT_CTXID=0x0
[0x4@0x800000b39800 + 0x1734]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x4@0x800000b39800 + 0x1738]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x4@0x800000b39800 + 0x173c]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x4@0x800000b39800 + 0x1740]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x4@0x800000b39800 + 0x1744]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x4@0x800000b39800 + 0x1748]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x4@0x800000b39800 + 0x174c]	[        0x80000000]	|---> PWS_ENA=0x1
[0x4@0x800000b39800 + 0x1750]	[        0x00010000]	|---> GCR_CNTL=0x10000
[0x4@0x800000b39800 + 0x1754]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x1758]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x4@0x800000b39800 + 0x175c]	[        0x00e00000]	|---> SRC_ADDR_LO_OR_DATA=0xe00000
[0x4@0x800000b39800 + 0x1760]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x1764]	[        0x00e00000]	|---> DST_ADDR_LO=0xe00000
[0x4@0x800000b39800 + 0x1768]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x4@0x800000b39800 + 0x176c]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x4@0x800000b39800 + 0x1770]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x4@0x800000b39800 + 0x1778]	[        0x00028000]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x28000
[0x4@0x800000b39800 + 0x177c]	[        0x0a001000]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0xa001000
[0x4@0x800000b39800 + 0x1780]	[        0x0a001000]	|---> gfx1101.regCOMPUTE_USER_DATA_6=0xa001000
[0x4@0x800000b39800 + 0x1784]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x4@0x800000b39800 + 0x178c]	[        0x01000000]	|---> gfx1101.regCOMPUTE_RESOURCE_LIMITS=0x1000000
[0x4@0x800000b39800 + 0x1790]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x4@0x800000b39800 + 0x1798]	[        0x00080008]	|---> gfx1101.regCOMPUTE_NUM_THREAD_X=0x80008
[0x4@0x800000b39800 + 0x179c]	[        0x00060008]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Y=0x60008
[0x4@0x800000b39800 + 0x17a0]	[        0x00010001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Z=0x10001
[0x4@0x800000b39800 + 0x17a4]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x4@0x800000b39800 + 0x17a8]	[        0x0000003c]	|---> DIM_X=60
[0x4@0x800000b39800 + 0x17ac]	[        0x00000022]	|---> DIM_Y=34
[0x4@0x800000b39800 + 0x17b0]	[        0x00000001]	|---> DIM_Z=1
[0x4@0x800000b39800 + 0x17b8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x4@0x800000b39800 + 0x17bc]	[        0x80200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=0, CP_SYNC=1
[0x4@0x800000b39800 + 0x17c0]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[0x4@0x800000b39800 + 0x17c4]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[0x4@0x800000b39800 + 0x17c8]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[0x4@0x800000b39800 + 0x17cc]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[0x4@0x800000b39800 + 0x17d0]	[        0x00000000]	|---> BYTE_COUNT=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=0
[0x4@0x800000b39800 + 0x17d4]	[        0xc0011000]	Opcode 0x10 [PKT3_NOP] (2 words, type: 3, hdr: 0xc0011000)
Done decoding IB

Shader from 0x4@[0x800000b39800 + 0x37c] at 0x4@0x800000800000, type 0, size 8
    pgm[4@0x800000800000 + 0x0   ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000800000 + 0x4   ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x7e4] at 0x4@0x800000800100, type 0, size 8
    pgm[4@0x800000800100 + 0x0   ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000800100 + 0x4   ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x958] at 0x4@0x800000400a00, type 0, size 232
    pgm[4@0x800000400a00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000400a00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000400a00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000400a00 + 0xc   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x1c  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x20  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x24  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[4@0x800000400a00 + 0x28  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000400a00 + 0x2c  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[4@0x800000400a00 + 0x30  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[4@0x800000400a00 + 0x34  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000400a00 + 0x38  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[4@0x800000400a00 + 0x3c  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000400a00 + 0x40  ] = 0xcd000100		v_interp_p10_f32 v0, v9, v2, v9 wait_exp:1                 	
    pgm[4@0x800000400a00 + 0x44  ] = 0x04260509	;;                                                          	
    pgm[4@0x800000400a00 + 0x48  ] = 0xcd000001		v_interp_p10_f32 v1, v10, v2, v10 wait_exp:0               	
    pgm[4@0x800000400a00 + 0x4c  ] = 0x042a050a	;;                                                          	
    pgm[4@0x800000400a00 + 0x50  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[4@0x800000400a00 + 0x54  ] = 0xcd010700		v_interp_p2_f32 v0, v9, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x58  ] = 0x04020709	;;                                                          	
    pgm[4@0x800000400a00 + 0x5c  ] = 0xcd010701		v_interp_p2_f32 v1, v10, v3, v1 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x60  ] = 0x0406070a	;;                                                          	
    pgm[4@0x800000400a00 + 0x64  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000400a00 + 0x68  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000400a00 + 0x6c  ] = 0xf06c0f04		image_sample v[11:14], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000400a00 + 0x70  ] = 0x00020b00	;;                                                          	
    pgm[4@0x800000400a00 + 0x74  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x78  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000400a00 + 0x7c  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x80  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000400a00 + 0x84  ] = 0xcd000704		v_interp_p10_f32 v4, v7, v2, v7 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x88  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000400a00 + 0x8c  ] = 0xcd000702		v_interp_p10_f32 v2, v8, v2, v8 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x90  ] = 0x04220508	;;                                                          	
    pgm[4@0x800000400a00 + 0x94  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0x98  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x9c  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000400a00 + 0xa0  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xa4  ] = 0x04060706	;;                                                          	
    pgm[4@0x800000400a00 + 0xa8  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0xac  ] = 0xcd010704		v_interp_p2_f32 v4, v7, v3, v4 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb0  ] = 0x04120707	;;                                                          	
    pgm[4@0x800000400a00 + 0xb4  ] = 0xcd010703		v_interp_p2_f32 v3, v8, v3, v2 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb8  ] = 0x040a0708	;;                                                          	
    pgm[4@0x800000400a00 + 0xbc  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000400a00 + 0xc0  ] = 0x10001700		v_mul_f32_e32 v0, v0, v11                                  	
    pgm[4@0x800000400a00 + 0xc4  ] = 0x10021901		v_mul_f32_e32 v1, v1, v12                                  	
    pgm[4@0x800000400a00 + 0xc8  ] = 0x10041b04		v_mul_f32_e32 v2, v4, v13                                  	
    pgm[4@0x800000400a00 + 0xcc  ] = 0x10061d03		v_mul_f32_e32 v3, v3, v14                                  	
    pgm[4@0x800000400a00 + 0xd0  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000400a00 + 0xd4  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000400a00 + 0xd8  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000400a00 + 0xdc  ] = 0x00000100	;;                                                          	
    pgm[4@0x800000400a00 + 0xe0  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000400a00 + 0xe4  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0xb64] at 0x4@0x800000401c00, type 0, size 168
    pgm[4@0x800000401c00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000401c00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000401c00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000401c00 + 0xc   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000401c00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000401c00 + 0x20  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[4@0x800000401c00 + 0x24  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[4@0x800000401c00 + 0x28  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000401c00 + 0x2c  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[4@0x800000401c00 + 0x30  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000401c00 + 0x34  ] = 0xcd000100		v_interp_p10_f32 v0, v6, v2, v6 wait_exp:1                 	
    pgm[4@0x800000401c00 + 0x38  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000401c00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v7, v2, v7 wait_exp:0                 	
    pgm[4@0x800000401c00 + 0x40  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000401c00 + 0x44  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[4@0x800000401c00 + 0x48  ] = 0xcd010700		v_interp_p2_f32 v0, v6, v3, v0 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x4c  ] = 0x04020706	;;                                                          	
    pgm[4@0x800000401c00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v7, v3, v1 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x54  ] = 0x04060707	;;                                                          	
    pgm[4@0x800000401c00 + 0x58  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000401c00 + 0x5c  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000401c00 + 0x60  ] = 0xf06c0f04		image_sample v[8:11], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000401c00 + 0x64  ] = 0x00020800	;;                                                          	
    pgm[4@0x800000401c00 + 0x68  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000401c00 + 0x6c  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000401c00 + 0x70  ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[4@0x800000401c00 + 0x74  ] = 0xcd010703		v_interp_p2_f32 v3, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x78  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000401c00 + 0x7c  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000401c00 + 0x80  ] = 0x10000708		v_mul_f32_e32 v0, v8, v3                                   	
    pgm[4@0x800000401c00 + 0x84  ] = 0x10020709		v_mul_f32_e32 v1, v9, v3                                   	
    pgm[4@0x800000401c00 + 0x88  ] = 0x1004070a		v_mul_f32_e32 v2, v10, v3                                  	
    pgm[4@0x800000401c00 + 0x8c  ] = 0x1006070b		v_mul_f32_e32 v3, v11, v3                                  	
    pgm[4@0x800000401c00 + 0x90  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000401c00 + 0x94  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000401c00 + 0x98  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000401c00 + 0x9c  ] = 0x00000100	;;                                                          	
    pgm[4@0x800000401c00 + 0xa0  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000401c00 + 0xa4  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0xcec] at 0x4@0x800000e01500, type 0, size 344
    pgm[4@0x800000e01500 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000e01500 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000e01500 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000e01500 + 0xc   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000e01500 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x1c  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x20  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x24  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x28  ] = 0xce0f060b		lds_param_load v11, attr1.z wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x2c  ] = 0xce0f070c		lds_param_load v12, attr1.w wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x30  ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000e01500 + 0x34  ] = 0x8102ff03		s_add_i32 s2, s3, 0x450                                    	
    pgm[4@0x800000e01500 + 0x38  ] = 0x00000450	;;                                                          	
    pgm[4@0x800000e01500 + 0x3c  ] = 0xbe830001		s_mov_b32 s3, s1                                           	
    pgm[4@0x800000e01500 + 0x40  ] = 0xbf850003		s_clause 0x3                                               	
    pgm[4@0x800000e01500 + 0x44  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x430                         	
    pgm[4@0x800000e01500 + 0x48  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000e01500 + 0x4c  ] = 0xf40c0400		s_load_b256 s[16:23], s[0:1], 0x400                        	
    pgm[4@0x800000e01500 + 0x50  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000e01500 + 0x54  ] = 0xf4080701		s_load_b128 s[28:31], s[2:3], null                         	
    pgm[4@0x800000e01500 + 0x58  ] = 0xf8000000	;;                                                          	
    pgm[4@0x800000e01500 + 0x5c  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x470                          	
    pgm[4@0x800000e01500 + 0x60  ] = 0xf8000470	;;                                                          	
    pgm[4@0x800000e01500 + 0x64  ] = 0xcd000300		v_interp_p10_f32 v0, v9, v2, v9 wait_exp:3                 	
    pgm[4@0x800000e01500 + 0x68  ] = 0x04260509	;;                                                          	
    pgm[4@0x800000e01500 + 0x6c  ] = 0xcd000204		v_interp_p10_f32 v4, v10, v2, v10 wait_exp:2               	
    pgm[4@0x800000e01500 + 0x70  ] = 0x042a050a	;;                                                          	
    pgm[4@0x800000e01500 + 0x74  ] = 0xcd000101		v_interp_p10_f32 v1, v11, v2, v11 wait_exp:1               	
    pgm[4@0x800000e01500 + 0x78  ] = 0x042e050b	;;                                                          	
    pgm[4@0x800000e01500 + 0x7c  ] = 0xcd00000d		v_interp_p10_f32 v13, v12, v2, v12 wait_exp:0              	
    pgm[4@0x800000e01500 + 0x80  ] = 0x0432050c	;;                                                          	
    pgm[4@0x800000e01500 + 0x84  ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[4@0x800000e01500 + 0x88  ] = 0xcd010700		v_interp_p2_f32 v0, v9, v3, v0 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x8c  ] = 0x04020709	;;                                                          	
    pgm[4@0x800000e01500 + 0x90  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000e01500 + 0x94  ] = 0xbe98000c		s_mov_b32 s24, s12                                         	
    pgm[4@0x800000e01500 + 0x98  ] = 0xcd010701		v_interp_p2_f32 v1, v11, v3, v1 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0x9c  ] = 0x0406070b	;;                                                          	
    pgm[4@0x800000e01500 + 0xa0  ] = 0xcd010711		v_interp_p2_f32 v17, v10, v3, v4 wait_exp:7                	
    pgm[4@0x800000e01500 + 0xa4  ] = 0x0412070a	;;                                                          	
    pgm[4@0x800000e01500 + 0xa8  ] = 0xcd010712		v_interp_p2_f32 v18, v12, v3, v13 wait_exp:7               	
    pgm[4@0x800000e01500 + 0xac  ] = 0x0436070c	;;                                                          	
    pgm[4@0x800000e01500 + 0xb0  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000e01500 + 0xb4  ] = 0xf06c0f04		image_sample v[13:16], v[0:1], s[16:23], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000e01500 + 0xb8  ] = 0x08040d00	;;                                                          	
    pgm[4@0x800000e01500 + 0xbc  ] = 0xbe99000d		s_mov_b32 s25, s13                                         	
    pgm[4@0x800000e01500 + 0xc0  ] = 0xbe9a000e		s_mov_b32 s26, s14                                         	
    pgm[4@0x800000e01500 + 0xc4  ] = 0xbe9b000f		s_mov_b32 s27, s15                                         	
    pgm[4@0x800000e01500 + 0xc8  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xcc  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000e01500 + 0xd0  ] = 0xf06c0804		image_sample v4, v[17:18], s[24:31], s[0:3] dmask:0x8 dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000e01500 + 0xd4  ] = 0x00060411	;;                                                          	
    pgm[4@0x800000e01500 + 0xd8  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xdc  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000e01500 + 0xe0  ] = 0xcd000711		v_interp_p10_f32 v17, v7, v2, v7 wait_exp:7                	
    pgm[4@0x800000e01500 + 0xe4  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000e01500 + 0xe8  ] = 0xcd000702		v_interp_p10_f32 v2, v8, v2, v8 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xec  ] = 0x04220508	;;                                                          	
    pgm[4@0x800000e01500 + 0xf0  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0xf4  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000e01500 + 0xf8  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000e01500 + 0xfc  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x100 ] = 0x04060706	;;                                                          	
    pgm[4@0x800000e01500 + 0x104 ] = 0xcd010711		v_interp_p2_f32 v17, v7, v3, v17 wait_exp:7                	
    pgm[4@0x800000e01500 + 0x108 ] = 0x04460707	;;                                                          	
    pgm[4@0x800000e01500 + 0x10c ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[4@0x800000e01500 + 0x110 ] = 0xcd010702		v_interp_p2_f32 v2, v8, v3, v2 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x114 ] = 0x040a0708	;;                                                          	
    pgm[4@0x800000e01500 + 0x118 ] = 0xbf8907f7		s_waitcnt vmcnt(1)                                         	
    pgm[4@0x800000e01500 + 0x11c ] = 0x10001b00		v_mul_f32_e32 v0, v0, v13                                  	
    pgm[4@0x800000e01500 + 0x120 ] = 0x10021d01		v_mul_f32_e32 v1, v1, v14                                  	
    pgm[4@0x800000e01500 + 0x124 ] = 0x10061f11		v_mul_f32_e32 v3, v17, v15                                 	
    pgm[4@0x800000e01500 + 0x128 ] = 0x101a2102		v_mul_f32_e32 v13, v2, v16                                 	
    pgm[4@0x800000e01500 + 0x12c ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000e01500 + 0x130 ] = 0x10000900		v_mul_f32_e32 v0, v0, v4                                   	
    pgm[4@0x800000e01500 + 0x134 ] = 0x10020901		v_mul_f32_e32 v1, v1, v4                                   	
    pgm[4@0x800000e01500 + 0x138 ] = 0x10040903		v_mul_f32_e32 v2, v3, v4                                   	
    pgm[4@0x800000e01500 + 0x13c ] = 0x1006090d		v_mul_f32_e32 v3, v13, v4                                  	
    pgm[4@0x800000e01500 + 0x140 ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000e01500 + 0x144 ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000e01500 + 0x148 ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000e01500 + 0x14c ] = 0x00000100	;;                                                          	
    pgm[4@0x800000e01500 + 0x150 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000e01500 + 0x154 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0xe24] at 0x4@0x800000401c00, type 0, size 168
    pgm[4@0x800000401c00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000401c00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000401c00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000401c00 + 0xc   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000401c00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000401c00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000401c00 + 0x20  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[4@0x800000401c00 + 0x24  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[4@0x800000401c00 + 0x28  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000401c00 + 0x2c  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[4@0x800000401c00 + 0x30  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000401c00 + 0x34  ] = 0xcd000100		v_interp_p10_f32 v0, v6, v2, v6 wait_exp:1                 	
    pgm[4@0x800000401c00 + 0x38  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000401c00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v7, v2, v7 wait_exp:0                 	
    pgm[4@0x800000401c00 + 0x40  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000401c00 + 0x44  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[4@0x800000401c00 + 0x48  ] = 0xcd010700		v_interp_p2_f32 v0, v6, v3, v0 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x4c  ] = 0x04020706	;;                                                          	
    pgm[4@0x800000401c00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v7, v3, v1 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x54  ] = 0x04060707	;;                                                          	
    pgm[4@0x800000401c00 + 0x58  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000401c00 + 0x5c  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000401c00 + 0x60  ] = 0xf06c0f04		image_sample v[8:11], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000401c00 + 0x64  ] = 0x00020800	;;                                                          	
    pgm[4@0x800000401c00 + 0x68  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000401c00 + 0x6c  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000401c00 + 0x70  ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[4@0x800000401c00 + 0x74  ] = 0xcd010703		v_interp_p2_f32 v3, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000401c00 + 0x78  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000401c00 + 0x7c  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000401c00 + 0x80  ] = 0x10000708		v_mul_f32_e32 v0, v8, v3                                   	
    pgm[4@0x800000401c00 + 0x84  ] = 0x10020709		v_mul_f32_e32 v1, v9, v3                                   	
    pgm[4@0x800000401c00 + 0x88  ] = 0x1004070a		v_mul_f32_e32 v2, v10, v3                                  	
    pgm[4@0x800000401c00 + 0x8c  ] = 0x1006070b		v_mul_f32_e32 v3, v11, v3                                  	
    pgm[4@0x800000401c00 + 0x90  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000401c00 + 0x94  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000401c00 + 0x98  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000401c00 + 0x9c  ] = 0x00000100	;;                                                          	
    pgm[4@0x800000401c00 + 0xa0  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000401c00 + 0xa4  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0xf28] at 0x4@0x800000e01500, type 0, size 344
    pgm[4@0x800000e01500 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000e01500 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000e01500 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000e01500 + 0xc   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000e01500 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x1c  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x20  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[4@0x800000e01500 + 0x24  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x28  ] = 0xce0f060b		lds_param_load v11, attr1.z wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x2c  ] = 0xce0f070c		lds_param_load v12, attr1.w wait_vdst:15                   	
    pgm[4@0x800000e01500 + 0x30  ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000e01500 + 0x34  ] = 0x8102ff03		s_add_i32 s2, s3, 0x450                                    	
    pgm[4@0x800000e01500 + 0x38  ] = 0x00000450	;;                                                          	
    pgm[4@0x800000e01500 + 0x3c  ] = 0xbe830001		s_mov_b32 s3, s1                                           	
    pgm[4@0x800000e01500 + 0x40  ] = 0xbf850003		s_clause 0x3                                               	
    pgm[4@0x800000e01500 + 0x44  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x430                         	
    pgm[4@0x800000e01500 + 0x48  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000e01500 + 0x4c  ] = 0xf40c0400		s_load_b256 s[16:23], s[0:1], 0x400                        	
    pgm[4@0x800000e01500 + 0x50  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000e01500 + 0x54  ] = 0xf4080701		s_load_b128 s[28:31], s[2:3], null                         	
    pgm[4@0x800000e01500 + 0x58  ] = 0xf8000000	;;                                                          	
    pgm[4@0x800000e01500 + 0x5c  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x470                          	
    pgm[4@0x800000e01500 + 0x60  ] = 0xf8000470	;;                                                          	
    pgm[4@0x800000e01500 + 0x64  ] = 0xcd000300		v_interp_p10_f32 v0, v9, v2, v9 wait_exp:3                 	
    pgm[4@0x800000e01500 + 0x68  ] = 0x04260509	;;                                                          	
    pgm[4@0x800000e01500 + 0x6c  ] = 0xcd000204		v_interp_p10_f32 v4, v10, v2, v10 wait_exp:2               	
    pgm[4@0x800000e01500 + 0x70  ] = 0x042a050a	;;                                                          	
    pgm[4@0x800000e01500 + 0x74  ] = 0xcd000101		v_interp_p10_f32 v1, v11, v2, v11 wait_exp:1               	
    pgm[4@0x800000e01500 + 0x78  ] = 0x042e050b	;;                                                          	
    pgm[4@0x800000e01500 + 0x7c  ] = 0xcd00000d		v_interp_p10_f32 v13, v12, v2, v12 wait_exp:0              	
    pgm[4@0x800000e01500 + 0x80  ] = 0x0432050c	;;                                                          	
    pgm[4@0x800000e01500 + 0x84  ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[4@0x800000e01500 + 0x88  ] = 0xcd010700		v_interp_p2_f32 v0, v9, v3, v0 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x8c  ] = 0x04020709	;;                                                          	
    pgm[4@0x800000e01500 + 0x90  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000e01500 + 0x94  ] = 0xbe98000c		s_mov_b32 s24, s12                                         	
    pgm[4@0x800000e01500 + 0x98  ] = 0xcd010701		v_interp_p2_f32 v1, v11, v3, v1 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0x9c  ] = 0x0406070b	;;                                                          	
    pgm[4@0x800000e01500 + 0xa0  ] = 0xcd010711		v_interp_p2_f32 v17, v10, v3, v4 wait_exp:7                	
    pgm[4@0x800000e01500 + 0xa4  ] = 0x0412070a	;;                                                          	
    pgm[4@0x800000e01500 + 0xa8  ] = 0xcd010712		v_interp_p2_f32 v18, v12, v3, v13 wait_exp:7               	
    pgm[4@0x800000e01500 + 0xac  ] = 0x0436070c	;;                                                          	
    pgm[4@0x800000e01500 + 0xb0  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000e01500 + 0xb4  ] = 0xf06c0f04		image_sample v[13:16], v[0:1], s[16:23], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000e01500 + 0xb8  ] = 0x08040d00	;;                                                          	
    pgm[4@0x800000e01500 + 0xbc  ] = 0xbe99000d		s_mov_b32 s25, s13                                         	
    pgm[4@0x800000e01500 + 0xc0  ] = 0xbe9a000e		s_mov_b32 s26, s14                                         	
    pgm[4@0x800000e01500 + 0xc4  ] = 0xbe9b000f		s_mov_b32 s27, s15                                         	
    pgm[4@0x800000e01500 + 0xc8  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xcc  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000e01500 + 0xd0  ] = 0xf06c0804		image_sample v4, v[17:18], s[24:31], s[0:3] dmask:0x8 dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000e01500 + 0xd4  ] = 0x00060411	;;                                                          	
    pgm[4@0x800000e01500 + 0xd8  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xdc  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000e01500 + 0xe0  ] = 0xcd000711		v_interp_p10_f32 v17, v7, v2, v7 wait_exp:7                	
    pgm[4@0x800000e01500 + 0xe4  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000e01500 + 0xe8  ] = 0xcd000702		v_interp_p10_f32 v2, v8, v2, v8 wait_exp:7                 	
    pgm[4@0x800000e01500 + 0xec  ] = 0x04220508	;;                                                          	
    pgm[4@0x800000e01500 + 0xf0  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0xf4  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000e01500 + 0xf8  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000e01500 + 0xfc  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x100 ] = 0x04060706	;;                                                          	
    pgm[4@0x800000e01500 + 0x104 ] = 0xcd010711		v_interp_p2_f32 v17, v7, v3, v17 wait_exp:7                	
    pgm[4@0x800000e01500 + 0x108 ] = 0x04460707	;;                                                          	
    pgm[4@0x800000e01500 + 0x10c ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[4@0x800000e01500 + 0x110 ] = 0xcd010702		v_interp_p2_f32 v2, v8, v3, v2 wait_exp:7                  	
    pgm[4@0x800000e01500 + 0x114 ] = 0x040a0708	;;                                                          	
    pgm[4@0x800000e01500 + 0x118 ] = 0xbf8907f7		s_waitcnt vmcnt(1)                                         	
    pgm[4@0x800000e01500 + 0x11c ] = 0x10001b00		v_mul_f32_e32 v0, v0, v13                                  	
    pgm[4@0x800000e01500 + 0x120 ] = 0x10021d01		v_mul_f32_e32 v1, v1, v14                                  	
    pgm[4@0x800000e01500 + 0x124 ] = 0x10061f11		v_mul_f32_e32 v3, v17, v15                                 	
    pgm[4@0x800000e01500 + 0x128 ] = 0x101a2102		v_mul_f32_e32 v13, v2, v16                                 	
    pgm[4@0x800000e01500 + 0x12c ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000e01500 + 0x130 ] = 0x10000900		v_mul_f32_e32 v0, v0, v4                                   	
    pgm[4@0x800000e01500 + 0x134 ] = 0x10020901		v_mul_f32_e32 v1, v1, v4                                   	
    pgm[4@0x800000e01500 + 0x138 ] = 0x10040903		v_mul_f32_e32 v2, v3, v4                                   	
    pgm[4@0x800000e01500 + 0x13c ] = 0x1006090d		v_mul_f32_e32 v3, v13, v4                                  	
    pgm[4@0x800000e01500 + 0x140 ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000e01500 + 0x144 ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000e01500 + 0x148 ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000e01500 + 0x14c ] = 0x00000100	;;                                                          	
    pgm[4@0x800000e01500 + 0x150 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000e01500 + 0x154 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x1030] at 0x4@0x800000400a00, type 0, size 232
    pgm[4@0x800000400a00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000400a00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000400a00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000400a00 + 0xc   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x1c  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x20  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x24  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[4@0x800000400a00 + 0x28  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000400a00 + 0x2c  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[4@0x800000400a00 + 0x30  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[4@0x800000400a00 + 0x34  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000400a00 + 0x38  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[4@0x800000400a00 + 0x3c  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000400a00 + 0x40  ] = 0xcd000100		v_interp_p10_f32 v0, v9, v2, v9 wait_exp:1                 	
    pgm[4@0x800000400a00 + 0x44  ] = 0x04260509	;;                                                          	
    pgm[4@0x800000400a00 + 0x48  ] = 0xcd000001		v_interp_p10_f32 v1, v10, v2, v10 wait_exp:0               	
    pgm[4@0x800000400a00 + 0x4c  ] = 0x042a050a	;;                                                          	
    pgm[4@0x800000400a00 + 0x50  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[4@0x800000400a00 + 0x54  ] = 0xcd010700		v_interp_p2_f32 v0, v9, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x58  ] = 0x04020709	;;                                                          	
    pgm[4@0x800000400a00 + 0x5c  ] = 0xcd010701		v_interp_p2_f32 v1, v10, v3, v1 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x60  ] = 0x0406070a	;;                                                          	
    pgm[4@0x800000400a00 + 0x64  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000400a00 + 0x68  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000400a00 + 0x6c  ] = 0xf06c0f04		image_sample v[11:14], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000400a00 + 0x70  ] = 0x00020b00	;;                                                          	
    pgm[4@0x800000400a00 + 0x74  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x78  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000400a00 + 0x7c  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x80  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000400a00 + 0x84  ] = 0xcd000704		v_interp_p10_f32 v4, v7, v2, v7 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x88  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000400a00 + 0x8c  ] = 0xcd000702		v_interp_p10_f32 v2, v8, v2, v8 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x90  ] = 0x04220508	;;                                                          	
    pgm[4@0x800000400a00 + 0x94  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0x98  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x9c  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000400a00 + 0xa0  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xa4  ] = 0x04060706	;;                                                          	
    pgm[4@0x800000400a00 + 0xa8  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0xac  ] = 0xcd010704		v_interp_p2_f32 v4, v7, v3, v4 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb0  ] = 0x04120707	;;                                                          	
    pgm[4@0x800000400a00 + 0xb4  ] = 0xcd010703		v_interp_p2_f32 v3, v8, v3, v2 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb8  ] = 0x040a0708	;;                                                          	
    pgm[4@0x800000400a00 + 0xbc  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000400a00 + 0xc0  ] = 0x10001700		v_mul_f32_e32 v0, v0, v11                                  	
    pgm[4@0x800000400a00 + 0xc4  ] = 0x10021901		v_mul_f32_e32 v1, v1, v12                                  	
    pgm[4@0x800000400a00 + 0xc8  ] = 0x10041b04		v_mul_f32_e32 v2, v4, v13                                  	
    pgm[4@0x800000400a00 + 0xcc  ] = 0x10061d03		v_mul_f32_e32 v3, v3, v14                                  	
    pgm[4@0x800000400a00 + 0xd0  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000400a00 + 0xd4  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000400a00 + 0xd8  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000400a00 + 0xdc  ] = 0x00000100	;;                                                          	
    pgm[4@0x800000400a00 + 0xe0  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000400a00 + 0xe4  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x11b8] at 0x4@0x800000800000, type 0, size 8
    pgm[4@0x800000800000 + 0x0   ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000800000 + 0x4   ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x13a4] at 0x4@0x800000800100, type 0, size 8
    pgm[4@0x800000800100 + 0x0   ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000800100 + 0x4   ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x4@[0x800000b39800 + 0x1518] at 0x4@0x800000400a00, type 0, size 232
    pgm[4@0x800000400a00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[4@0x800000400a00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[4@0x800000400a00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[4@0x800000400a00 + 0xc   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[4@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x18  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x1c  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x20  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[4@0x800000400a00 + 0x24  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[4@0x800000400a00 + 0x28  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[4@0x800000400a00 + 0x2c  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[4@0x800000400a00 + 0x30  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[4@0x800000400a00 + 0x34  ] = 0xf8000400	;;                                                          	
    pgm[4@0x800000400a00 + 0x38  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[4@0x800000400a00 + 0x3c  ] = 0xf8000430	;;                                                          	
    pgm[4@0x800000400a00 + 0x40  ] = 0xcd000100		v_interp_p10_f32 v0, v9, v2, v9 wait_exp:1                 	
    pgm[4@0x800000400a00 + 0x44  ] = 0x04260509	;;                                                          	
    pgm[4@0x800000400a00 + 0x48  ] = 0xcd000001		v_interp_p10_f32 v1, v10, v2, v10 wait_exp:0               	
    pgm[4@0x800000400a00 + 0x4c  ] = 0x042a050a	;;                                                          	
    pgm[4@0x800000400a00 + 0x50  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[4@0x800000400a00 + 0x54  ] = 0xcd010700		v_interp_p2_f32 v0, v9, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x58  ] = 0x04020709	;;                                                          	
    pgm[4@0x800000400a00 + 0x5c  ] = 0xcd010701		v_interp_p2_f32 v1, v10, v3, v1 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x60  ] = 0x0406070a	;;                                                          	
    pgm[4@0x800000400a00 + 0x64  ] = 0x8bfe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[4@0x800000400a00 + 0x68  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[4@0x800000400a00 + 0x6c  ] = 0xf06c0f04		image_sample v[11:14], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[4@0x800000400a00 + 0x70  ] = 0x00020b00	;;                                                          	
    pgm[4@0x800000400a00 + 0x74  ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x78  ] = 0x04160505	;;                                                          	
    pgm[4@0x800000400a00 + 0x7c  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x80  ] = 0x041a0506	;;                                                          	
    pgm[4@0x800000400a00 + 0x84  ] = 0xcd000704		v_interp_p10_f32 v4, v7, v2, v7 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x88  ] = 0x041e0507	;;                                                          	
    pgm[4@0x800000400a00 + 0x8c  ] = 0xcd000702		v_interp_p10_f32 v2, v8, v2, v8 wait_exp:7                 	
    pgm[4@0x800000400a00 + 0x90  ] = 0x04220508	;;                                                          	
    pgm[4@0x800000400a00 + 0x94  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0x98  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0x9c  ] = 0x04020705	;;                                                          	
    pgm[4@0x800000400a00 + 0xa0  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xa4  ] = 0x04060706	;;                                                          	
    pgm[4@0x800000400a00 + 0xa8  ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[4@0x800000400a00 + 0xac  ] = 0xcd010704		v_interp_p2_f32 v4, v7, v3, v4 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb0  ] = 0x04120707	;;                                                          	
    pgm[4@0x800000400a00 + 0xb4  ] = 0xcd010703		v_interp_p2_f32 v3, v8, v3, v2 wait_exp:7                  	
    pgm[4@0x800000400a00 + 0xb8  ] = 0x040a0708	;;                                                          	
    pgm[4@0x800000400a00 + 0xbc  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[4@0x800000400a00 + 0xc0  ] = 0x10001700		v_mul_f32_e32 v0, v0, v11                                  	
    pgm[4@0x800000400a00 + 0xc4  ] = 0x10021901		v_mul_f32_e32 v1, v1, v12                                  	
    pgm[4@0x800000400a00 + 0xc8  ] = 0x10041b04		v_mul_f32_e32 v2, v4, v13                                  	
    pgm[4@0x800000400a00 + 0xcc  ] = 0x10061d03		v_mul_f32_e32 v3, v3, v14                                  	
    pgm[4@0x800000400a00 + 0xd0  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[4@0x800000400a00 + 0xd4  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[4@0x800000400a00 + 0xd8  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[4@0x800000400a00 + 0xdc  ] = 0x00000100	;;                                                          	
    pgm[4@0x800000400a00 + 0xe0  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[4@0x800000400a00 + 0xe4  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Decoding IB at 0x3@0x8000003d8000 from 0x0@0x828 of 232 words (type 4)
[0x3@0x8000003d8000 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x3@0x8000003d8000 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x3@0x8000003d8000 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x3@0x8000003d8000 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x3@0x8000003d8000 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[0x3@0x8000003d8000 + 0x0014]	[        0xc0001200]	Opcode 0x12 [PKT3_CLEAR_STATE] (1 words, type: 3, hdr: 0xc0001200)
[0x3@0x8000003d8000 + 0x0018]	[        0x00000000]	|---> CMD=0
[0x3@0x8000003d8000 + 0x001c]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x3@0x8000003d8000 + 0x0024]	[        0x01000200]	|---> gfx1101.regTA_CS_BC_BASE_ADDR=0x1000200
[0x3@0x8000003d8000 + 0x0028]	[        0x00000080]	|---> gfx1101.regTA_CS_BC_BASE_ADDR_HI=0x80
[0x3@0x8000003d8000 + 0x002c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0034]	[        0x00000080]	|---> gfx1101.regCOMPUTE_PGM_HI=0x80
[0x3@0x8000003d8000 + 0x0038]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x3@0x8000003d8000 + 0x0040]	[        0xffffffff]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE0=0xffffffff
[0x3@0x8000003d8000 + 0x0044]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE1=0x0
[0x3@0x8000003d8000 + 0x0048]	[        0x00000000]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x0
[0x3@0x8000003d8000 + 0x004c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE2=0x0
[0x3@0x8000003d8000 + 0x0050]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x3@0x8000003d8000 + 0x0058]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_0=0x0
[0x3@0x8000003d8000 + 0x005c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_1=0x0
[0x3@0x8000003d8000 + 0x0060]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_2=0x0
[0x3@0x8000003d8000 + 0x0064]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_3=0x0
[0x3@0x8000003d8000 + 0x0068]	[        0xc0057600]	Opcode 0x76 [PKT3_SET_SH_REG] (6 words, type: 3, hdr: 0xc0057600)
[0x3@0x8000003d8000 + 0x0070]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4=0x0
[0x3@0x8000003d8000 + 0x0074]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5=0x0
[0x3@0x8000003d8000 + 0x0078]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6=0x0
[0x3@0x8000003d8000 + 0x007c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7=0x0
[0x3@0x8000003d8000 + 0x0080]	[        0x00000100]	|---> gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE=0x100
[0x3@0x8000003d8000 + 0x0084]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x008c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DISPATCH_TUNNEL=0x0
[0x3@0x8000003d8000 + 0x0090]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0098]	[        0x007f003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_PS=0x7f003f
[0x3@0x8000003d8000 + 0x009c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x00a4]	[        0x00000007]	|---> gfx1101.regSPI_SHADER_REQ_CTRL_PS=0x7
[0x3@0x8000003d8000 + 0x00a8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x3@0x8000003d8000 + 0x00b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_0=0x0
[0x3@0x8000003d8000 + 0x00b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_1=0x0
[0x3@0x8000003d8000 + 0x00b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_2=0x0
[0x3@0x8000003d8000 + 0x00bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_3=0x0
[0x3@0x8000003d8000 + 0x00c0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x3@0x8000003d8000 + 0x00c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0=0x0
[0x3@0x8000003d8000 + 0x00cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1=0x0
[0x3@0x8000003d8000 + 0x00d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2=0x0
[0x3@0x8000003d8000 + 0x00d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3=0x0
[0x3@0x8000003d8000 + 0x00d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x00e0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_ES=0x80
[0x3@0x8000003d8000 + 0x00e4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x00ec]	[        0xffff003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_HS=0xffff003f
[0x3@0x8000003d8000 + 0x00f0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x3@0x8000003d8000 + 0x00f8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0=0x0
[0x3@0x8000003d8000 + 0x00fc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1=0x0
[0x3@0x8000003d8000 + 0x0100]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2=0x0
[0x3@0x8000003d8000 + 0x0104]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3=0x0
[0x3@0x8000003d8000 + 0x0108]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0110]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_LS=0x80
[0x3@0x8000003d8000 + 0x0114]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x3@0x8000003d8000 + 0x011c]	[        0x000a0045]	|---> gfx1101.regDB_RMI_L2_CACHE_CONTROL=0xa0045
[0x3@0x8000003d8000 + 0x0120]	[        0x01000200]	|---> gfx1101.regTA_BC_BASE_ADDR=0x1000200
[0x3@0x8000003d8000 + 0x0124]	[        0x00000080]	|---> gfx1101.regTA_BC_BASE_ADDR_HI=0x80
[0x3@0x8000003d8000 + 0x0128]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0130]	[        0x00800004]	|---> gfx1101.regCB_RMI_GL2_CACHE_CONTROL=0x800004
[0x3@0x8000003d8000 + 0x0134]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x013c]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_IDX_FORMAT=0x1
[0x3@0x8000003d8000 + 0x0140]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0148]	[        0x000000ff]	|---> gfx1101.regSX_PS_DOWNCONVERT_CONTROL=0xff
[0x3@0x8000003d8000 + 0x014c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x3@0x8000003d8000 + 0x0154]	[        0xc0000000]	|---> gfx1101.regPA_SU_PRIM_FILTER_CNTL=0xc0000000
[0x3@0x8000003d8000 + 0x0158]	[        0x00000001]	|---> gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL=0x1
[0x3@0x8000003d8000 + 0x015c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0164]	[        0x00000201]	|---> gfx1101.regPA_CL_VRS_CNTL=0x201
[0x3@0x8000003d8000 + 0x0168]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0170]	[        0x42800000]	|---> gfx1101.regVGT_HOS_MAX_TESS_LEVEL=0x42800000
[0x3@0x8000003d8000 + 0x0174]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x017c]	[        0x00000001]	|---> gfx1101.regVGT_ESGS_RING_ITEMSIZE=0x1
[0x3@0x8000003d8000 + 0x0180]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0188]	[        0xd8808080]	|---> gfx1101.regVGT_TESS_DISTRIBUTION=0xd8808080
[0x3@0x8000003d8000 + 0x018c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x0194]	[        0x03ff0010]	|---> gfx1101.regPA_SC_BINNER_CNTL_1=0x3ff0010
[0x3@0x8000003d8000 + 0x0198]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x8000003d8000 + 0x01a0]	[        0x00000010]	|---> gfx1101.regPA_SC_NGG_MODE_CNTL=0x10
[0x3@0x8000003d8000 + 0x01a4]	[        0xc0037900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (4 words, type: 3, hdr: 0xc0037900)
[0x3@0x8000003d8000 + 0x01ac]	[        0x00000000]	|---> gfx1101.regGE_MIN_VTX_INDX=0x0
[0x3@0x8000003d8000 + 0x01b0]	[        0x00000000]	|---> gfx1101.regGE_INDX_OFFSET=0x0
[0x3@0x8000003d8000 + 0x01b4]	[        0x00000004]	|---> gfx1101.regGE_MULTI_PRIM_IB_RESET_EN=0x4
[0x3@0x8000003d8000 + 0x01b8]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x3@0x8000003d8000 + 0x01c0]	[        0xffffffff]	|---> gfx1101.regGE_MAX_VTX_INDX=0xffffffff
[0x3@0x8000003d8000 + 0x01c4]	[        0x00000000]	|---> gfx1101.regVGT_INSTANCE_BASE_ID=0x0
[0x3@0x8000003d8000 + 0x01c8]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x8000003d8000 + 0x01d0]	[        0x00000000]	|---> gfx1101.regGE_STEREO_CNTL=0x0
[0x3@0x8000003d8000 + 0x01d4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x8000003d8000 + 0x01dc]	[        0x00000000]	|---> gfx1101.regGE_USER_VGPR_EN=0x0
[0x3@0x8000003d8000 + 0x01e0]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x3@0x8000003d8000 + 0x01e8]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_STIPPLE_VALUE=0x0
[0x3@0x8000003d8000 + 0x01ec]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_STIPPLE_STATE=0x0
[0x3@0x8000003d8000 + 0x01f0]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[0x3@0x8000003d8000 + 0x01f4]	[        0x00000138]	|---> EVENT_TYPE=56, EVENT_INDEX=1
[0x3@0x8000003d8000 + 0x01f8]	[        0x00007c00]	|---> ADDRESS_LO=0x7c00
[0x3@0x8000003d8000 + 0x01fc]	[        0x00000000]	|---> ADDRESS_HI=0x0
[0x3@0x8000003d8000 + 0x0200]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x3@0x8000003d8000 + 0x0204]	[        0x80000528]	|---> EVENT_TYPE=[BOTTOM_OF_PIPE_TS]/40, EVENT_INDEX=5, GCR_CNTL=0, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x3@0x8000003d8000 + 0x0208]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x3@0x8000003d8000 + 0x020c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x3@0x8000003d8000 + 0x0210]	[        0x00000000]	|---> ADDR_HI=0x0
[0x3@0x8000003d8000 + 0x0214]	[        0x00000000]	|---> DATA_LO=0x0
[0x3@0x8000003d8000 + 0x0218]	[        0x00000000]	|---> DATA_HI=0x0
[0x3@0x8000003d8000 + 0x021c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x3@0x8000003d8000 + 0x0220]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x3@0x8000003d8000 + 0x0224]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x3@0x8000003d8000 + 0x0228]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x3@0x8000003d8000 + 0x022c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x3@0x8000003d8000 + 0x0230]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x3@0x8000003d8000 + 0x0234]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x3@0x8000003d8000 + 0x0238]	[        0x80000000]	|---> PWS_ENA=0x1
[0x3@0x8000003d8000 + 0x023c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x3@0x8000003d8000 + 0x0240]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x3@0x8000003d8000 + 0x0248]	[        0x12355123]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL1=0x12355123
[0x3@0x8000003d8000 + 0x024c]	[        0x0001544d]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL2=0x1544d
[0x3@0x8000003d8000 + 0x0250]	[        0x80000000]	|---> gfx1101.regSPI_ATTRIBUTE_RING_BASE=0x80000000
[0x3@0x8000003d8000 + 0x0254]	[        0x0002000b]	|---> gfx1101.regSPI_ATTRIBUTE_RING_SIZE=0x2000b
[0x3@0x8000003d8000 + 0x0258]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0260]	[        0x00004006]	|---> gfx1101.regCOMPUTE_PGM_LO=0x4006
[0x3@0x8000003d8000 + 0x0264]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x3@0x8000003d8000 + 0x026c]	[        0x002c0001]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x2c0001
[0x3@0x8000003d8000 + 0x0270]	[        0x000009a0]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x9a0
[0x3@0x8000003d8000 + 0x0274]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x027c]	[        0x00000180]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x180
[0x3@0x8000003d8000 + 0x0280]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0288]	[        0x00000030]	|---> gfx1101.regCOMPUTE_PGM_RSRC3=0x30
[0x3@0x8000003d8000 + 0x028c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x3@0x8000003d8000 + 0x0294]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x0
[0x3@0x8000003d8000 + 0x0298]	[        0x014e9740]	|---> gfx1101.regCOMPUTE_USER_DATA_3=0x14e9740
[0x3@0x8000003d8000 + 0x029c]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x3@0x8000003d8000 + 0x02a4]	[        0x01200000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x1200000
[0x3@0x8000003d8000 + 0x02a8]	[        0xc2a00080]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0xc2a00080
[0x3@0x8000003d8000 + 0x02ac]	[        0x010701d3]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x10701d3
[0x3@0x8000003d8000 + 0x02b0]	[        0x98000f2e]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x98000f2e
[0x3@0x8000003d8000 + 0x02b4]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_DATA_12=0x0
[0x3@0x8000003d8000 + 0x02b8]	[        0x00400000]	|---> gfx1101.regCOMPUTE_USER_DATA_13=0x400000
[0x3@0x8000003d8000 + 0x02bc]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_DATA_14=0x0
[0x3@0x8000003d8000 + 0x02c0]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_DATA_15=0x0
[0x3@0x8000003d8000 + 0x02c4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x3@0x8000003d8000 + 0x02c8]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x3@0x8000003d8000 + 0x02cc]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x3@0x8000003d8000 + 0x02d0]	[        0x8070f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1807, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x3@0x8000003d8000 + 0x02d4]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x3@0x8000003d8000 + 0x02d8]	[        0x00000000]	|---> ADDR_LO=0x0
[0x3@0x8000003d8000 + 0x02dc]	[        0x00000000]	|---> ADDR_HI=0x0
[0x3@0x8000003d8000 + 0x02e0]	[        0x00000000]	|---> DATA_LO=0x0
[0x3@0x8000003d8000 + 0x02e4]	[        0x00000000]	|---> DATA_HI=0x0
[0x3@0x8000003d8000 + 0x02e8]	[        0x00000000]	|---> INT_CTXID=0x0
[0x3@0x8000003d8000 + 0x02ec]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x3@0x8000003d8000 + 0x02f0]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x3@0x8000003d8000 + 0x02f4]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x3@0x8000003d8000 + 0x02f8]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x3@0x8000003d8000 + 0x02fc]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x3@0x8000003d8000 + 0x0300]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x3@0x8000003d8000 + 0x0304]	[        0x80000000]	|---> PWS_ENA=0x1
[0x3@0x8000003d8000 + 0x0308]	[        0x00010000]	|---> GCR_CNTL=0x10000
[0x3@0x8000003d8000 + 0x030c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x3@0x8000003d8000 + 0x0310]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[0x3@0x8000003d8000 + 0x0314]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x8000003d8000 + 0x0318]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x3@0x8000003d8000 + 0x031c]	[        0x00400600]	|---> SRC_ADDR_LO_OR_DATA=0x400600
[0x3@0x8000003d8000 + 0x0320]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x3@0x8000003d8000 + 0x0324]	[        0x00400600]	|---> DST_ADDR_LO=0x400600
[0x3@0x8000003d8000 + 0x0328]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x3@0x8000003d8000 + 0x032c]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x3@0x8000003d8000 + 0x0330]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0338]	[        0x00100440]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x100440
[0x3@0x8000003d8000 + 0x033c]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x3@0x8000003d8000 + 0x0344]	[        0x00100000]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0x100000
[0x3@0x8000003d8000 + 0x0348]	[        0x00bf0000]	|---> gfx1101.regCOMPUTE_USER_DATA_6=0xbf0000
[0x3@0x8000003d8000 + 0x034c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_DATA_7=0x0
[0x3@0x8000003d8000 + 0x0350]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x3@0x8000003d8000 + 0x0358]	[        0x01000000]	|---> gfx1101.regCOMPUTE_RESOURCE_LIMITS=0x1000000
[0x3@0x8000003d8000 + 0x035c]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x3@0x8000003d8000 + 0x0364]	[        0x00100040]	|---> gfx1101.regCOMPUTE_NUM_THREAD_X=0x100040
[0x3@0x8000003d8000 + 0x0368]	[        0x00010001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Y=0x10001
[0x3@0x8000003d8000 + 0x036c]	[        0x00010001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Z=0x10001
[0x3@0x8000003d8000 + 0x0370]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x3@0x8000003d8000 + 0x0374]	[        0x0000001e]	|---> DIM_X=30
[0x3@0x8000003d8000 + 0x0378]	[        0x0000041d]	|---> DIM_Y=1053
[0x3@0x8000003d8000 + 0x037c]	[        0x00000001]	|---> DIM_Z=1
[0x3@0x8000003d8000 + 0x0384]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x8000003d8000 + 0x0388]	[        0x80200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=0, CP_SYNC=1
[0x3@0x8000003d8000 + 0x038c]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[0x3@0x8000003d8000 + 0x0390]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[0x3@0x8000003d8000 + 0x0394]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[0x3@0x8000003d8000 + 0x0398]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[0x3@0x8000003d8000 + 0x039c]	[        0x00000000]	|---> BYTE_COUNT=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=0
Done decoding IB

