#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan  8 08:40:19 2020
# Process ID: 14276
# Current directory: D:/SInglePhotons/Vivado Projects/SCS_CT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13540 D:\SInglePhotons\Vivado Projects\SCS_CT\SCS_CT.xpr
# Log file: D:/SInglePhotons/Vivado Projects/SCS_CT/vivado.log
# Journal file: D:/SInglePhotons/Vivado Projects/SCS_CT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 838.961 ; gain = 213.543
update_compile_order -fileset sources_1
update_module_reference SCS_CT_PH_CT_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'.
Adding component instance block -- xilinx.com:module_ref:CT_CDELAY:1.0 - CT_CDELAY_0
Adding component instance block -- xilinx.com:module_ref:CT_CDELAY:1.0 - CT_CDELAY_1
Adding component instance block -- xilinx.com:module_ref:PH_CT:1.0 - PH_CT_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /CLK(clk) and /PH_CT_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /CT_CDELAY_0/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /CT_CDELAY_1/SCS_CLKS(undef)
Successfully read diagram <SCS_CT> from BD file <D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/SCS_CT.bd>
Upgrading 'D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/SCS_CT.bd'
INFO: [IP_Flow 19-3420] Updated SCS_CT_PH_CT_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /CLK(clk) and /PH_CT_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_CT\SCS_CT.srcs\sources_1\bd\SCS_CT\SCS_CT.bd> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/SCS_CT.bd}}]
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_CT\SCS_CT.srcs\sources_1\bd\SCS_CT\SCS_CT.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/synth/SCS_CT.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/sim/SCS_CT.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/hdl/SCS_CT_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PH_CT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CT_CDELAY_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CT_CDELAY_1 .
Exporting to file D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/hw_handoff/SCS_CT.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/hw_handoff/SCS_CT_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/synth/SCS_CT.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/SCS_CT.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.srcs/sources_1/bd/SCS_CT/SCS_CT.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCS_CT/SCS_CT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCS_CT -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/SCS_CT.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/SCS_CT/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCS_CT d:/SInglePhotons/HW_IP/SCS_CT/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.098 ; gain = 50.344
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.727 ; gain = 71.973
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SInglePhotons/HW_IP/SCS_CT
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'
close_project
open_project {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SCS_CT_AXI_PERIPH.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SCS_CT_AXI_PERIPH_SCS_CT_wrapper_0_0

update_compile_order -fileset sources_1
open_bd_design {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd}
Adding component instance block -- cri.nz:user:SCS_CT_wrapper:1.0 - SCS_CT_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CT_DATA
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CT_UTIL
WARNING: [BD 41-1731] Type mismatch between connected pins: /CT_UTIL/gpio_io_o(undef) and /SCS_CT_wrapper_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /SCS_CT_wrapper_0/SCS_CLKS(undef)
Successfully read diagram <SCS_CT_AXI_PERIPH> from BD file <D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv cri.nz:user:SCS_CT_wrapper:1.0 [get_ips  SCS_CT_AXI_PERIPH_SCS_CT_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd'
INFO: [IP_Flow 19-3420] Updated SCS_CT_AXI_PERIPH_SCS_CT_wrapper_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /SCS_CT_wrapper_0_upgraded_ipi/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CT_UTIL/gpio_io_o(undef) and /SCS_CT_wrapper_0_upgraded_ipi/resetn(rst)
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_AXI\SCS_CT_AXI_PERIPH\SCS_CT_AXI_PERIPH.srcs\sources_1\bd\SCS_CT_AXI_PERIPH\SCS_CT_AXI_PERIPH.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/ui/bd_90bffc23.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SCS_CT_AXI_PERIPH_SCS_CT_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd}}]
CRITICAL WARNING: [BD 41-1356] Slave segment </CT_DATA/S_AXI/Reg> is not mapped into </CT_DATA>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </CT_UTIL/S_AXI/Reg> is not mapped into </CT_UTIL>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </CT_DATA/S_AXI/Reg> is not mapped into </CT_DATA>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </CT_UTIL/S_AXI/Reg> is not mapped into </CT_UTIL>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /SCS_CT_wrapper_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=SCS_CT_AXI_PERIPH_MCLK 
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_AXI\SCS_CT_AXI_PERIPH\SCS_CT_AXI_PERIPH.srcs\sources_1\bd\SCS_CT_AXI_PERIPH\SCS_CT_AXI_PERIPH.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/synth/SCS_CT_AXI_PERIPH.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/sim/SCS_CT_AXI_PERIPH.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/hdl/SCS_CT_AXI_PERIPH_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCS_CT_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CT_DATA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CT_UTIL .
Exporting to file D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/hw_handoff/SCS_CT_AXI_PERIPH.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/hw_handoff/SCS_CT_AXI_PERIPH_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/synth/SCS_CT_AXI_PERIPH.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.srcs/sources_1/bd/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_CT_AXI_PERIPH/SCS_CT_AXI_PERIPH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'CT_DATA' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CT_UTIL' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'CT_DATA'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/SCS_CT_AXI_PERIPH.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH d:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.309 ; gain = 81.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.254 ; gain = 100.090
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_CT_AXI_PERIPH'
close_project
open_project {D:/SInglePhotons/Vivado Projects/SCS_ST/SCS_ST.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCS_ST -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/SCS_ST/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCS_ST d:/SInglePhotons/HW_IP/SCS_ST/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.879 ; gain = 59.227
current_project SCS_ST
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SInglePhotons/HW_IP/SCS_ST
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST'
close_project
open_project {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SCS_ST_AXI_PERIPH.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SCS_ST_AXI_PERIPH_SCS_ST_0_0

update_compile_order -fileset sources_1
open_bd_design {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd}
Adding component instance block -- cri.nz:user:SCS_ST:1.0 - SCS_ST_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ST_DATA
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ST_UTIL
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /SCS_ST_0/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ST_UTIL/gpio_io_o(undef) and /SCS_ST_0/RESETN(rst)
Successfully read diagram <SCS_ST_AXI_PERIPH> from BD file <D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv cri.nz:user:SCS_ST:1.0 [get_ips  SCS_ST_AXI_PERIPH_SCS_ST_0_0] -log ip_upgrade.log
Upgrading 'D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd'
INFO: [IP_Flow 19-3420] Updated SCS_ST_AXI_PERIPH_SCS_ST_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /ST_UTIL/gpio_io_o(undef) and /SCS_ST_0_upgraded_ipi/RESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /SCS_ST_0_upgraded_ipi/SCS_CLKS(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_AXI\SCS_ST_AXI_PERIPH\SCS_ST_AXI_PERIPH.srcs\sources_1\bd\SCS_ST_AXI_PERIPH\SCS_ST_AXI_PERIPH.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/ui/bd_9d3ac433.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SCS_ST_AXI_PERIPH_SCS_ST_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd}}]
CRITICAL WARNING: [BD 41-1356] Slave segment </ST_DATA/S_AXI/Reg> is not mapped into </ST_DATA>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ST_UTIL/S_AXI/Reg> is not mapped into </ST_UTIL>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ST_DATA/S_AXI/Reg> is not mapped into </ST_DATA>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ST_UTIL/S_AXI/Reg> is not mapped into </ST_UTIL>. Please use Address Editor to either map or exclude it.
Wrote  : <D:\SInglePhotons\Vivado Projects\SCS_AXI\SCS_ST_AXI_PERIPH\SCS_ST_AXI_PERIPH.srcs\sources_1\bd\SCS_ST_AXI_PERIPH\SCS_ST_AXI_PERIPH.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/synth/SCS_ST_AXI_PERIPH.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/sim/SCS_ST_AXI_PERIPH.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/hdl/SCS_ST_AXI_PERIPH_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCS_ST_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ST_DATA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ST_UTIL .
Exporting to file D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/hw_handoff/SCS_ST_AXI_PERIPH.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/hw_handoff/SCS_ST_AXI_PERIPH_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/synth/SCS_ST_AXI_PERIPH.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.srcs/sources_1/bd/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.bd}}] -directory {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/SCS_AXI/SCS_ST_AXI_PERIPH/SCS_ST_AXI_PERIPH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'ST_DATA' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ST_UTIL' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ST_DATA'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/SCS_ST_AXI_PERIPH.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH d:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.512 ; gain = 7.438
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_ST_AXI_PERIPH'
close_project
open_project {D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_TT'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_bd_design {D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd}
Adding component instance block -- xilinx.com:module_ref:TT_CDELAY:1.0 - TT_CDELAY_0
Adding component instance block -- xilinx.com:module_ref:TT_CDELAY:1.0 - TT_CDELAY_1
Adding component instance block -- xilinx.com:module_ref:TT_CDELAY:1.0 - TT_CDELAY_2
Adding component instance block -- xilinx.com:module_ref:TT_CDELAY:1.0 - TT_CDELAY_3
Adding component instance block -- xilinx.com:module_ref:TT_CDELAY:1.0 - CDELAY_T0
Adding component instance block -- xilinx.com:module_ref:TT_DETECTOR:1.0 - TT_DETECTOR_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_0/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_1/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_2/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_3/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /CDELAY_T0/SCS_CLKS(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /TT_DETECTOR_0/MCLK(undef)
Successfully read diagram <SCS_TT> from BD file <D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1790.617 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference {SCS_TT_TT_CDELAY_0_1 SCS_TT_TT_CDELAY_1_0 SCS_TT_TT_CDELAY_0_0 SCS_TT_TT_CDELAY_2_0 SCS_TT_TT_CDELAY_2_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_TT'.
Upgrading 'D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd'
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_CDELAY_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_0_upgraded_ipi/SCS_CLKS(undef)
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_CDELAY_0_1 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_1_upgraded_ipi/SCS_CLKS(undef)
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_CDELAY_1_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_2_upgraded_ipi/SCS_CLKS(undef)
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_CDELAY_2_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /TT_CDELAY_3_upgraded_ipi/SCS_CLKS(undef)
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_CDELAY_2_1 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCS_CLKS(clk) and /CDELAY_T0_upgraded_ipi/SCS_CLKS(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\EXPERIMENTAL\SCS_TT8\SCS_TT8.srcs\sources_1\bd\SCS_TT\SCS_TT.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/ui/bd_bedc763c.ui> 
update_module_reference SCS_TT_TT_DETECTOR_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SCS_TT'.
Upgrading 'D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd'
INFO: [IP_Flow 19-3420] Updated SCS_TT_TT_DETECTOR_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCLK(clk) and /TT_DETECTOR_0_upgraded_ipi/MCLK(undef)
Wrote  : <D:\SInglePhotons\Vivado Projects\EXPERIMENTAL\SCS_TT8\SCS_TT8.srcs\sources_1\bd\SCS_TT\SCS_TT.bd> 
Wrote  : <D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/ui/bd_bedc763c.ui> 
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd}}]
Wrote  : <D:\SInglePhotons\Vivado Projects\EXPERIMENTAL\SCS_TT8\SCS_TT8.srcs\sources_1\bd\SCS_TT\SCS_TT.bd> 
VHDL Output written to : D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/synth/SCS_TT.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/sim/SCS_TT.vhd
VHDL Output written to : D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/hdl/SCS_TT_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block TT_CDELAY_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TT_CDELAY_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TT_CDELAY_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TT_CDELAY_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CDELAY_T0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TT_DETECTOR_0 .
Exporting to file D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/hw_handoff/SCS_TT.hwh
Generated Block Design Tcl file D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/hw_handoff/SCS_TT_bd.tcl
Generated Hardware Definition File D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/synth/SCS_TT.hwdef
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.srcs/sources_1/bd/SCS_TT/SCS_TT.bd}}] -directory {D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT8/SCS_TT8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir D:/SInglePhotons/HW_IP/SCS_TT -vendor cri.nz -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/SCS_TT.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.617 ; gain = 0.000
ipx::unload_core d:/SInglePhotons/HW_IP/SCS_TT/component.xml
