#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 10 16:19:17 2023
# Process ID: 23548
# Current directory: D:/vivado/project/FPGA/CTRL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24668 D:\vivado\project\FPGA\CTRL\CTRL.xpr
# Log file: D:/vivado/project/FPGA/CTRL/vivado.log
# Journal file: D:/vivado/project/FPGA/CTRL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/project/FPGA/CTRL/CTRL.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pen/Desktop/FPGA/CTRL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: CTRL
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1208.336 ; gain = 232.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CTRL' [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-226] default block is never used [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:261]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (1#1) [D:/vivado/project/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v:23]
WARNING: [Synth 8-3917] design CTRL has port ifuCtrl[3] driven by constant 0
WARNING: [Synth 8-3917] design CTRL has port ifuCtrl[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL has port branch driven by constant 1
WARNING: [Synth 8-3331] design CTRL has unconnected port zero
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.691 ; gain = 281.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.691 ; gain = 281.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.691 ; gain = 281.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1256.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.785 ; gain = 431.207
8 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.785 ; gain = 625.062
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 16:24:59 2023...
