
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGA/PC/pa.fromHdl.tcl
# create_project -name PC -dir "D:/FPGA/PC/planAhead_run_2" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 452.801 ; gain = 55.871
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/FPGA/PC/top.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/Inst_ROM.ngc}]
# set hdlfile [add_files [list {ipcore_dir/Inst_ROM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {pc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Inst_ROM.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/FPGA/PC/ipcore_dir/Inst_ROM.v" into library work
Analyzing Verilog file "D:/FPGA/PC/pc.v" into library work
Analyzing Verilog file "D:/FPGA/PC/top.v" into library work
CRITICAL WARNING: [EDIF 20-94] Could not read core file for 'Inst_ROM' defined in file 'Inst_ROM.v' because temporary work directory could not be created.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'Inst_ROM' instantiated as 'Inst_ROM1' [D:/FPGA/PC/pc.v:26]
Resolution: File names need to match cell names: an EDIF definition will be found in Inst_ROM.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from E:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/FPGA/PC/top.ucf]
Finished Parsing UCF File [D:/FPGA/PC/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 949a160e
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 632.805 ; gain = 169.391
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 16 13:24:52 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
