Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/tools/WinXilinix/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5e9c2cb658d04cdf9013060b32e208ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb1_behav xil_defaultlib.cpu_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'addrb' [F:/Projects/GameMan/GameMan/GameMan.srcs/sources_1/imports/hdl/mem_region.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dinb' [F:/Projects/GameMan/GameMan/GameMan.srcs/sources_1/imports/hdl/mem_region.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [F:/Projects/GameMan/GameMan/GameMan.srcs/sources_1/imports/hdl/mem_region.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Projects/GameMan/GameMan/GameMan.srcs/sources_1/imports/hdl/mem_region.sv:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
