// Seed: 1507494732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_10(
      .id_0("" + 1), .id_1(id_7), .id_2(id_9), .id_3(id_8)
  );
  assign id_1 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  wand  id_2
);
  assign id_0 = 1;
  assign id_0 = 1;
  wor id_4, id_5;
  id_6(
      1
  );
  assign id_0 = id_2;
  module_0(
      id_4, id_5, id_4, id_4, id_5, id_4, id_5, id_5, id_4
  );
  wire id_7;
  assign id_0 = id_4 | id_5;
endmodule
