<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2x-1.52.12/src/bnx2x_link.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_5301097c004101f3ea6f9adde10a0261.html">bnx2x-1.52.12</a>      </li>
      <li class="navelem"><a class="el" href="dir_d6cb1f4f487af6adc5e6314f0ff1fc17.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">bnx2x_link.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Copyright 2008-2009 Broadcom Corporation</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * Unless you and Broadcom execute a separate written software license</span>
<a name="l00004"></a>00004 <span class="comment"> * agreement governing use of this software, this software is licensed to you</span>
<a name="l00005"></a>00005 <span class="comment"> * under the terms of the GNU General Public License version 2, available</span>
<a name="l00006"></a>00006 <span class="comment"> * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the &quot;GPL&quot;).</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * Notwithstanding the above, under no circumstances may you combine this</span>
<a name="l00009"></a>00009 <span class="comment"> * software in any way with any other Broadcom software provided under a</span>
<a name="l00010"></a>00010 <span class="comment"> * license other than the GPL, without Broadcom&#39;s express prior written</span>
<a name="l00011"></a>00011 <span class="comment"> * consent.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> * Written by Yaniv Rosner</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> */</span>
<a name="l00016"></a>00016 
<a name="l00017"></a>00017 <span class="preprocessor">#include &lt;linux/kernel.h&gt;</span>
<a name="l00018"></a>00018 <span class="preprocessor">#include &lt;linux/errno.h&gt;</span>
<a name="l00019"></a>00019 <span class="preprocessor">#include &lt;linux/pci.h&gt;</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &lt;linux/netdevice.h&gt;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &lt;linux/delay.h&gt;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &lt;linux/ethtool.h&gt;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#ifdef __LINUX_MUTEX_H  </span><span class="comment">/* BNX2X_UPSTREAM */</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &lt;linux/mutex.h&gt;</span>
<a name="l00025"></a>00025 <span class="preprocessor">#endif</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#include &lt;linux/version.h&gt;</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;bnx2x.h&quot;</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#define E2_PHASE0 1</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_IS_E2_NOT_PHASE0(_chip_id) (CHIP_IS_E2(bp) &amp;&amp; \</span>
<a name="l00033"></a>00033 <span class="preprocessor">                      !(E2_PHASE0))</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="comment">/********************************************************/</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define ETH_HLEN            14</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define ETH_OVREHEAD        (ETH_HLEN + 8)</span><span class="comment">/* 8 for CRC + VLAN*/</span>
<a name="l00037"></a>00037 <span class="preprocessor">#define ETH_MIN_PACKET_SIZE     60</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAX_PACKET_SIZE     1500</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAX_JUMBO_PACKET_SIZE   9600</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_ACCESS_TIMEOUT     1000</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define BMAC_CONTROL_RX_ENABLE  2</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">/***********************************************************/</span>
<a name="l00044"></a>00044 <span class="comment">/*          Shortcut definitions           */</span>
<a name="l00045"></a>00045 <span class="comment">/***********************************************************/</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#define NIG_LATCH_BC_ENABLE_MI_INT 0</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="preprocessor">#define NIG_STATUS_EMAC0_MI_INT \</span>
<a name="l00050"></a>00050 <span class="preprocessor">        NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_EMAC0_MISC_MI_INT</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_XGXS0_LINK10G \</span>
<a name="l00052"></a>00052 <span class="preprocessor">        NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_XGXS0_LINK_STATUS \</span>
<a name="l00054"></a>00054 <span class="preprocessor">        NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_XGXS0_LINK_STATUS_SIZE \</span>
<a name="l00056"></a>00056 <span class="preprocessor">        NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_SERDES0_LINK_STATUS \</span>
<a name="l00058"></a>00058 <span class="preprocessor">        NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_MI_INT \</span>
<a name="l00060"></a>00060 <span class="preprocessor">        NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_XGXS0_LINK10G \</span>
<a name="l00062"></a>00062 <span class="preprocessor">        NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_XGXS0_LINK_STATUS \</span>
<a name="l00064"></a>00064 <span class="preprocessor">        NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_SERDES0_LINK_STATUS \</span>
<a name="l00066"></a>00066 <span class="preprocessor">        NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a>00068 <span class="preprocessor">#define MDIO_AN_CL73_OR_37_COMPLETE \</span>
<a name="l00069"></a>00069 <span class="preprocessor">        (MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE | \</span>
<a name="l00070"></a>00070 <span class="preprocessor">         MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="preprocessor">#define XGXS_RESET_BITS \</span>
<a name="l00073"></a>00073 <span class="preprocessor">    (MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW |   \</span>
<a name="l00074"></a>00074 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ |      \</span>
<a name="l00075"></a>00075 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN |    \</span>
<a name="l00076"></a>00076 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD | \</span>
<a name="l00077"></a>00077 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="preprocessor">#define SERDES_RESET_BITS \</span>
<a name="l00080"></a>00080 <span class="preprocessor">    (MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW | \</span>
<a name="l00081"></a>00081 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ |    \</span>
<a name="l00082"></a>00082 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN |  \</span>
<a name="l00083"></a>00083 <span class="preprocessor">     MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="preprocessor">#define AUTONEG_CL37        SHARED_HW_CFG_AN_ENABLE_CL37</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_CL73        SHARED_HW_CFG_AN_ENABLE_CL73</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_BAM         SHARED_HW_CFG_AN_ENABLE_BAM</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_PARALLEL \</span>
<a name="l00089"></a>00089 <span class="preprocessor">                SHARED_HW_CFG_AN_ENABLE_PARALLEL_DETECTION</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_SGMII_FIBER_AUTODET \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                SHARED_HW_CFG_AN_EN_SGMII_FIBER_AUTO_DETECT</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_REMOTE_PHY  SHARED_HW_CFG_AN_ENABLE_REMOTE_PHY</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#define GP_STATUS_PAUSE_RSOLUTION_TXSIDE \</span>
<a name="l00095"></a>00095 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_PAUSE_RSOLUTION_RXSIDE \</span>
<a name="l00097"></a>00097 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_SPEED_MASK \</span>
<a name="l00099"></a>00099 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_10M   MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_100M  MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_1G    MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_2_5G  MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_5G    MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_6G    MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_10G_HIG \</span>
<a name="l00107"></a>00107 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_10G_CX4 \</span>
<a name="l00109"></a>00109 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_12G_HIG \</span>
<a name="l00111"></a>00111 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12G_HIG</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_12_5G MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12_5G</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_13G   MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_13G</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_15G   MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_15G</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_16G   MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_16G</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_1G_KX MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define GP_STATUS_10G_KX4 \</span>
<a name="l00118"></a>00118 <span class="preprocessor">            MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#define LINK_10THD          LINK_STATUS_SPEED_AND_DUPLEX_10THD</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define LINK_10TFD          LINK_STATUS_SPEED_AND_DUPLEX_10TFD</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define LINK_100TXHD        LINK_STATUS_SPEED_AND_DUPLEX_100TXHD</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define LINK_100T4          LINK_STATUS_SPEED_AND_DUPLEX_100T4</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define LINK_100TXFD        LINK_STATUS_SPEED_AND_DUPLEX_100TXFD</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define LINK_1000THD        LINK_STATUS_SPEED_AND_DUPLEX_1000THD</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define LINK_1000TFD        LINK_STATUS_SPEED_AND_DUPLEX_1000TFD</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define LINK_1000XFD        LINK_STATUS_SPEED_AND_DUPLEX_1000XFD</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define LINK_2500THD        LINK_STATUS_SPEED_AND_DUPLEX_2500THD</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define LINK_2500TFD        LINK_STATUS_SPEED_AND_DUPLEX_2500TFD</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define LINK_2500XFD        LINK_STATUS_SPEED_AND_DUPLEX_2500XFD</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define LINK_10GTFD         LINK_STATUS_SPEED_AND_DUPLEX_10GTFD</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define LINK_10GXFD         LINK_STATUS_SPEED_AND_DUPLEX_10GXFD</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define LINK_12GTFD         LINK_STATUS_SPEED_AND_DUPLEX_12GTFD</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define LINK_12GXFD         LINK_STATUS_SPEED_AND_DUPLEX_12GXFD</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define LINK_12_5GTFD       LINK_STATUS_SPEED_AND_DUPLEX_12_5GTFD</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define LINK_12_5GXFD       LINK_STATUS_SPEED_AND_DUPLEX_12_5GXFD</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define LINK_13GTFD         LINK_STATUS_SPEED_AND_DUPLEX_13GTFD</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define LINK_13GXFD         LINK_STATUS_SPEED_AND_DUPLEX_13GXFD</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define LINK_15GTFD         LINK_STATUS_SPEED_AND_DUPLEX_15GTFD</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define LINK_15GXFD         LINK_STATUS_SPEED_AND_DUPLEX_15GXFD</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define LINK_16GTFD         LINK_STATUS_SPEED_AND_DUPLEX_16GTFD</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define LINK_16GXFD         LINK_STATUS_SPEED_AND_DUPLEX_16GXFD</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">#define PHY_XGXS_FLAG           0x1</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define PHY_SGMII_FLAG          0x2</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define PHY_SERDES_FLAG         0x4</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a>00148 <span class="comment">/* */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define SFP_EEPROM_CON_TYPE_ADDR        0x2</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_CON_TYPE_VAL_LC      0x7</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_CON_TYPE_VAL_COPPER  0x21</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 <span class="preprocessor">#define SFP_EEPROM_COMP_CODE_ADDR       0x3</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_COMP_CODE_SR_MASK    (1&lt;&lt;4)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_COMP_CODE_LR_MASK    (1&lt;&lt;5)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_COMP_CODE_LRM_MASK   (1&lt;&lt;6)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#define SFP_EEPROM_FC_TX_TECH_ADDR      0x8</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE 0x4</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE  0x8</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#define SFP_EEPROM_OPTIONS_ADDR         0x40</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">    #define SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK 0x1</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define SFP_EEPROM_OPTIONS_SIZE         2</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#define EDC_MODE_LINEAR             0x0022</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define EDC_MODE_LIMITING               0x0044</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define EDC_MODE_PASSIVE_DAC            0x0055</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="comment">/**********************************************************/</span>
<a name="l00172"></a>00172 <span class="comment">/*                     INTERFACE                          */</span>
<a name="l00173"></a>00173 <span class="comment">/**********************************************************/</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define CL45_WR_OVER_CL22(_bp, _port, _phy_addr, _bank, _addr, _val) \</span>
<a name="l00175"></a>00175 <span class="preprocessor">    bnx2x_cl45_write(_bp, _port, 0, _phy_addr, \</span>
<a name="l00176"></a>00176 <span class="preprocessor">        DEFAULT_PHY_DEV_ADDR, \</span>
<a name="l00177"></a>00177 <span class="preprocessor">        (_bank + (_addr &amp; 0xf)), \</span>
<a name="l00178"></a>00178 <span class="preprocessor">        _val)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="preprocessor">#define CL45_RD_OVER_CL22(_bp, _port, _phy_addr, _bank, _addr, _val) \</span>
<a name="l00181"></a>00181 <span class="preprocessor">    bnx2x_cl45_read(_bp, _port, 0, _phy_addr, \</span>
<a name="l00182"></a>00182 <span class="preprocessor">        DEFAULT_PHY_DEV_ADDR, \</span>
<a name="l00183"></a>00183 <span class="preprocessor">        (_bank + (_addr &amp; 0xf)), \</span>
<a name="l00184"></a>00184 <span class="preprocessor">        _val)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_serdes_access(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l00187"></a>00187 {
<a name="l00188"></a>00188     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00189"></a>00189     u32 emac_base = (params-&gt;port) ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="comment">/* Set Clause 22 */</span>
<a name="l00192"></a>00192     REG_WR(bp, NIG_REG_SERDES0_CTRL_MD_ST + params-&gt;port*0x10, 1);
<a name="l00193"></a>00193     REG_WR(bp, emac_base + EMAC_REG_EMAC_MDIO_COMM, 0x245f8000);
<a name="l00194"></a>00194     udelay(500);
<a name="l00195"></a>00195     REG_WR(bp, emac_base + EMAC_REG_EMAC_MDIO_COMM, 0x245d000f);
<a name="l00196"></a>00196     udelay(500);
<a name="l00197"></a>00197      <span class="comment">/* Set Clause 45 */</span>
<a name="l00198"></a>00198     REG_WR(bp, NIG_REG_SERDES0_CTRL_MD_ST + params-&gt;port*0x10, 0);
<a name="l00199"></a>00199 }
<a name="l00200"></a>00200 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_phy_mdio(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u8 phy_flags)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     <span class="keywordflow">if</span> (phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l00205"></a>00205         REG_WR(bp, NIG_REG_XGXS0_CTRL_MD_ST +
<a name="l00206"></a>00206                params-&gt;port*0x18, 0);
<a name="l00207"></a>00207         REG_WR(bp, NIG_REG_XGXS0_CTRL_MD_DEVAD + params-&gt;port*0x18,
<a name="l00208"></a>00208                DEFAULT_PHY_DEV_ADDR);
<a name="l00209"></a>00209     } <span class="keywordflow">else</span> {
<a name="l00210"></a>00210         bnx2x_set_serdes_access(params);
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         REG_WR(bp, NIG_REG_SERDES0_CTRL_MD_DEVAD +
<a name="l00213"></a>00213                params-&gt;port*0x10,
<a name="l00214"></a>00214                DEFAULT_PHY_DEV_ADDR);
<a name="l00215"></a>00215     }
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 <span class="keyword">static</span> u32 bnx2x_bits_en(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 reg, u32 bits)
<a name="l00219"></a>00219 {
<a name="l00220"></a>00220     u32 val = REG_RD(bp, reg);
<a name="l00221"></a>00221 
<a name="l00222"></a>00222     val |= bits;
<a name="l00223"></a>00223     REG_WR(bp, reg, val);
<a name="l00224"></a>00224     <span class="keywordflow">return</span> val;
<a name="l00225"></a>00225 }
<a name="l00226"></a>00226 
<a name="l00227"></a>00227 <span class="keyword">static</span> u32 bnx2x_bits_dis(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 reg, u32 bits)
<a name="l00228"></a>00228 {
<a name="l00229"></a>00229     u32 val = REG_RD(bp, reg);
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     val &amp;= ~bits;
<a name="l00232"></a>00232     REG_WR(bp, reg, val);
<a name="l00233"></a>00233     <span class="keywordflow">return</span> val;
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_emac_init(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l00237"></a>00237                <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     <span class="comment">/* reset and unreset the emac core */</span>
<a name="l00240"></a>00240     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00241"></a>00241     u8 port = params-&gt;port;
<a name="l00242"></a>00242     u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l00243"></a>00243     u32 val;
<a name="l00244"></a>00244     u16 timeout;
<a name="l00245"></a>00245 
<a name="l00246"></a>00246     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
<a name="l00247"></a>00247            (MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE &lt;&lt; port));
<a name="l00248"></a>00248     udelay(5);
<a name="l00249"></a>00249     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
<a name="l00250"></a>00250            (MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE &lt;&lt; port));
<a name="l00251"></a>00251 
<a name="l00252"></a>00252     <span class="comment">/* init emac - use read-modify-write */</span>
<a name="l00253"></a>00253     <span class="comment">/* self clear reset */</span>
<a name="l00254"></a>00254     val = REG_RD(bp, emac_base + EMAC_REG_EMAC_MODE);
<a name="l00255"></a>00255     EMAC_WR(bp, EMAC_REG_EMAC_MODE, (val | EMAC_MODE_RESET));
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     timeout = 200;
<a name="l00258"></a>00258     <span class="keywordflow">do</span> {
<a name="l00259"></a>00259         val = REG_RD(bp, emac_base + EMAC_REG_EMAC_MODE);
<a name="l00260"></a>00260         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;EMAC reset reg is %u\n&quot;</span>, val);
<a name="l00261"></a>00261         <span class="keywordflow">if</span> (!timeout) {
<a name="l00262"></a>00262             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;EMAC timeout!\n&quot;</span>);
<a name="l00263"></a>00263             <span class="keywordflow">return</span>;
<a name="l00264"></a>00264         }
<a name="l00265"></a>00265         timeout--;
<a name="l00266"></a>00266     } <span class="keywordflow">while</span> (val &amp; EMAC_MODE_RESET);
<a name="l00267"></a>00267 
<a name="l00268"></a>00268     <span class="comment">/* Set mac address */</span>
<a name="l00269"></a>00269     val = ((params-&gt;mac_addr[0] &lt;&lt; 8) |
<a name="l00270"></a>00270         params-&gt;mac_addr[1]);
<a name="l00271"></a>00271     EMAC_WR(bp, EMAC_REG_EMAC_MAC_MATCH, val);
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     val = ((params-&gt;mac_addr[2] &lt;&lt; 24) |
<a name="l00274"></a>00274            (params-&gt;mac_addr[3] &lt;&lt; 16) |
<a name="l00275"></a>00275            (params-&gt;mac_addr[4] &lt;&lt; 8) |
<a name="l00276"></a>00276         params-&gt;mac_addr[5]);
<a name="l00277"></a>00277     EMAC_WR(bp, EMAC_REG_EMAC_MAC_MATCH + 4, val);
<a name="l00278"></a>00278 }
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="keyword">static</span> u8 bnx2x_emac_enable(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l00281"></a>00281               <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars, u8 lb)
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00284"></a>00284     u8 port = params-&gt;port;
<a name="l00285"></a>00285     u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l00286"></a>00286     u32 val;
<a name="l00287"></a>00287 
<a name="l00288"></a>00288     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enabling EMAC\n&quot;</span>);
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="comment">/* enable emac and not bmac */</span>
<a name="l00291"></a>00291     REG_WR(bp, NIG_REG_EGRESS_EMAC0_PORT + port*4, 1);
<a name="l00292"></a>00292 
<a name="l00293"></a>00293     <span class="comment">/* for paladium */</span>
<a name="l00294"></a>00294     <span class="keywordflow">if</span> (CHIP_REV_IS_EMUL(bp)) {
<a name="l00295"></a>00295         <span class="comment">/* Use lane 1 (of lanes 0-3) */</span>
<a name="l00296"></a>00296         REG_WR(bp, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 1);
<a name="l00297"></a>00297         REG_WR(bp, NIG_REG_XGXS_SERDES0_MODE_SEL +
<a name="l00298"></a>00298                 port*4, 1);
<a name="l00299"></a>00299     }
<a name="l00300"></a>00300     <span class="comment">/* for fpga */</span>
<a name="l00301"></a>00301     <span class="keywordflow">else</span>
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     <span class="keywordflow">if</span> (CHIP_REV_IS_FPGA(bp)) {
<a name="l00304"></a>00304         <span class="comment">/* Use lane 1 (of lanes 0-3) */</span>
<a name="l00305"></a>00305         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_emac_enable: Setting FPGA\n&quot;</span>);
<a name="l00306"></a>00306 
<a name="l00307"></a>00307         REG_WR(bp, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 1);
<a name="l00308"></a>00308         REG_WR(bp, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4,
<a name="l00309"></a>00309                 0);
<a name="l00310"></a>00310     } <span class="keywordflow">else</span>
<a name="l00311"></a>00311     <span class="comment">/* ASIC */</span>
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l00313"></a>00313         u32 ser_lane = ((params-&gt;lane_config &amp;
<a name="l00314"></a>00314                 PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) &gt;&gt;
<a name="l00315"></a>00315                 PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
<a name="l00316"></a>00316 
<a name="l00317"></a>00317         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS\n&quot;</span>);
<a name="l00318"></a>00318         <span class="comment">/* select the master lanes (out of 0-3) */</span>
<a name="l00319"></a>00319         REG_WR(bp, NIG_REG_XGXS_LANE_SEL_P0 +
<a name="l00320"></a>00320                port*4, ser_lane);
<a name="l00321"></a>00321         <span class="comment">/* select XGXS */</span>
<a name="l00322"></a>00322         REG_WR(bp, NIG_REG_XGXS_SERDES0_MODE_SEL +
<a name="l00323"></a>00323                port*4, 1);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l00326"></a>00326         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes\n&quot;</span>);
<a name="l00327"></a>00327         <span class="comment">/* select SerDes */</span>
<a name="l00328"></a>00328         REG_WR(bp, NIG_REG_XGXS_SERDES0_MODE_SEL +
<a name="l00329"></a>00329                port*4, 0);
<a name="l00330"></a>00330     }
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     bnx2x_bits_en(bp, emac_base + EMAC_REG_EMAC_RX_MODE,
<a name="l00333"></a>00333             EMAC_RX_MODE_RESET);
<a name="l00334"></a>00334     bnx2x_bits_en(bp, emac_base + EMAC_REG_EMAC_TX_MODE,
<a name="l00335"></a>00335             EMAC_TX_MODE_RESET);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     <span class="keywordflow">if</span> (CHIP_REV_IS_SLOW(bp)) {
<a name="l00338"></a>00338         <span class="comment">/* config GMII mode */</span>
<a name="l00339"></a>00339         val = REG_RD(bp, emac_base + EMAC_REG_EMAC_MODE);
<a name="l00340"></a>00340         EMAC_WR(bp, EMAC_REG_EMAC_MODE,
<a name="l00341"></a>00341                 (val | EMAC_MODE_PORT_GMII));
<a name="l00342"></a>00342     } <span class="keywordflow">else</span> { <span class="comment">/* ASIC */</span>
<a name="l00343"></a>00343         <span class="comment">/* pause enable/disable */</span>
<a name="l00344"></a>00344         bnx2x_bits_dis(bp, emac_base + EMAC_REG_EMAC_RX_MODE,
<a name="l00345"></a>00345                    EMAC_RX_MODE_FLOW_EN);
<a name="l00346"></a>00346         <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_RX)
<a name="l00347"></a>00347             bnx2x_bits_en(bp, emac_base +
<a name="l00348"></a>00348                     EMAC_REG_EMAC_RX_MODE,
<a name="l00349"></a>00349                     EMAC_RX_MODE_FLOW_EN);
<a name="l00350"></a>00350 
<a name="l00351"></a>00351         bnx2x_bits_dis(bp,  emac_base + EMAC_REG_EMAC_TX_MODE,
<a name="l00352"></a>00352                  (EMAC_TX_MODE_EXT_PAUSE_EN |
<a name="l00353"></a>00353                   EMAC_TX_MODE_FLOW_EN));
<a name="l00354"></a>00354         <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l00355"></a>00355             bnx2x_bits_en(bp, emac_base +
<a name="l00356"></a>00356                     EMAC_REG_EMAC_TX_MODE,
<a name="l00357"></a>00357                    (EMAC_TX_MODE_EXT_PAUSE_EN |
<a name="l00358"></a>00358                     EMAC_TX_MODE_FLOW_EN));
<a name="l00359"></a>00359     }
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <span class="comment">/* KEEP_VLAN_TAG, promiscuous */</span>
<a name="l00362"></a>00362     val = REG_RD(bp, emac_base + EMAC_REG_EMAC_RX_MODE);
<a name="l00363"></a>00363     val |= EMAC_RX_MODE_KEEP_VLAN_TAG | EMAC_RX_MODE_PROMISCUOUS;
<a name="l00364"></a>00364     EMAC_WR(bp, EMAC_REG_EMAC_RX_MODE, val);
<a name="l00365"></a>00365 
<a name="l00366"></a>00366     <span class="comment">/* Set Loopback */</span>
<a name="l00367"></a>00367     val = REG_RD(bp, emac_base + EMAC_REG_EMAC_MODE);
<a name="l00368"></a>00368     <span class="keywordflow">if</span> (lb)
<a name="l00369"></a>00369         val |= 0x810;
<a name="l00370"></a>00370     <span class="keywordflow">else</span>
<a name="l00371"></a>00371         val &amp;= ~0x810;
<a name="l00372"></a>00372     EMAC_WR(bp, EMAC_REG_EMAC_MODE, val);
<a name="l00373"></a>00373 
<a name="l00374"></a>00374     <span class="comment">/* enable emac */</span>
<a name="l00375"></a>00375     REG_WR(bp, NIG_REG_NIG_EMAC0_EN + port*4, 1);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377     <span class="comment">/* enable emac for jumbo packets */</span>
<a name="l00378"></a>00378     EMAC_WR(bp, EMAC_REG_EMAC_RX_MTU_SIZE,
<a name="l00379"></a>00379         (EMAC_RX_MTU_SIZE_JUMBO_ENA |
<a name="l00380"></a>00380          (ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD)));
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     <span class="comment">/* strip CRC */</span>
<a name="l00383"></a>00383     REG_WR(bp, NIG_REG_NIG_INGRESS_EMAC0_NO_CRC + port*4, 0x1);
<a name="l00384"></a>00384 
<a name="l00385"></a>00385     <span class="comment">/* disable the NIG in/out to the bmac */</span>
<a name="l00386"></a>00386     REG_WR(bp, NIG_REG_BMAC0_IN_EN + port*4, 0x0);
<a name="l00387"></a>00387     REG_WR(bp, NIG_REG_BMAC0_PAUSE_OUT_EN + port*4, 0x0);
<a name="l00388"></a>00388     REG_WR(bp, NIG_REG_BMAC0_OUT_EN + port*4, 0x0);
<a name="l00389"></a>00389 
<a name="l00390"></a>00390     <span class="comment">/* enable the NIG in/out to the emac */</span>
<a name="l00391"></a>00391     REG_WR(bp, NIG_REG_EMAC0_IN_EN + port*4, 0x1);
<a name="l00392"></a>00392     val = 0;
<a name="l00393"></a>00393     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l00394"></a>00394         val = 1;
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     REG_WR(bp, NIG_REG_EMAC0_PAUSE_OUT_EN + port*4, val);
<a name="l00397"></a>00397     REG_WR(bp, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0x1);
<a name="l00398"></a>00398 
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (CHIP_REV_IS_EMUL(bp)) {
<a name="l00400"></a>00400         <span class="comment">/* take the BigMac out of reset */</span>
<a name="l00401"></a>00401         REG_WR(bp,
<a name="l00402"></a>00402                GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
<a name="l00403"></a>00403                (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port));
<a name="l00404"></a>00404 
<a name="l00405"></a>00405         <span class="comment">/* enable access for bmac registers */</span>
<a name="l00406"></a>00406         REG_WR(bp, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x1);
<a name="l00407"></a>00407     } <span class="keywordflow">else</span>
<a name="l00408"></a>00408         REG_WR(bp, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x0);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     vars-&gt;mac_type = MAC_TYPE_EMAC;
<a name="l00411"></a>00411     <span class="keywordflow">return</span> 0;
<a name="l00412"></a>00412 }
<a name="l00413"></a>00413 
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 <span class="keyword">static</span> u8 bnx2x_bmac1_enable(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l00416"></a>00416               u8 is_lb)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00419"></a>00419     u8 port = params-&gt;port;
<a name="l00420"></a>00420     u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
<a name="l00421"></a>00421                    NIG_REG_INGRESS_BMAC0_MEM;
<a name="l00422"></a>00422     u32 wb_data[2];
<a name="l00423"></a>00423     u32 val;
<a name="l00424"></a>00424 
<a name="l00425"></a>00425     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Enabling BigMAC1\n&quot;</span>);
<a name="l00426"></a>00426 
<a name="l00427"></a>00427     <span class="comment">/* XGXS control */</span>
<a name="l00428"></a>00428     wb_data[0] = 0x3c;
<a name="l00429"></a>00429     wb_data[1] = 0;
<a name="l00430"></a>00430     REG_WR_DMAE(bp, bmac_addr +
<a name="l00431"></a>00431               BIGMAC_REGISTER_BMAC_XGXS_CONTROL,
<a name="l00432"></a>00432               wb_data, 2);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     <span class="comment">/* tx MAC SA */</span>
<a name="l00435"></a>00435     wb_data[0] = ((params-&gt;mac_addr[2] &lt;&lt; 24) |
<a name="l00436"></a>00436                (params-&gt;mac_addr[3] &lt;&lt; 16) |
<a name="l00437"></a>00437                (params-&gt;mac_addr[4] &lt;&lt; 8) |
<a name="l00438"></a>00438             params-&gt;mac_addr[5]);
<a name="l00439"></a>00439     wb_data[1] = ((params-&gt;mac_addr[0] &lt;&lt; 8) |
<a name="l00440"></a>00440             params-&gt;mac_addr[1]);
<a name="l00441"></a>00441     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_TX_SOURCE_ADDR,
<a name="l00442"></a>00442             wb_data, 2);
<a name="l00443"></a>00443 
<a name="l00444"></a>00444     <span class="comment">/* tx control */</span>
<a name="l00445"></a>00445     val = 0xc0;
<a name="l00446"></a>00446     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l00447"></a>00447         val |= 0x800000;
<a name="l00448"></a>00448     wb_data[0] = val;
<a name="l00449"></a>00449     wb_data[1] = 0;
<a name="l00450"></a>00450     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_TX_CONTROL,
<a name="l00451"></a>00451             wb_data, 2);
<a name="l00452"></a>00452 
<a name="l00453"></a>00453     <span class="comment">/* mac control */</span>
<a name="l00454"></a>00454     val = 0x3;
<a name="l00455"></a>00455     <span class="keywordflow">if</span> (is_lb) {
<a name="l00456"></a>00456         val |= 0x4;
<a name="l00457"></a>00457         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enable bmac loopback\n&quot;</span>);
<a name="l00458"></a>00458     }
<a name="l00459"></a>00459     wb_data[0] = val;
<a name="l00460"></a>00460     wb_data[1] = 0;
<a name="l00461"></a>00461     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_BMAC_CONTROL,
<a name="l00462"></a>00462             wb_data, 2);
<a name="l00463"></a>00463 
<a name="l00464"></a>00464     <span class="comment">/* set rx mtu */</span>
<a name="l00465"></a>00465     wb_data[0] = ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD;
<a name="l00466"></a>00466     wb_data[1] = 0;
<a name="l00467"></a>00467     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_RX_MAX_SIZE,
<a name="l00468"></a>00468             wb_data, 2);
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     <span class="comment">/* rx control set to don&#39;t strip crc */</span>
<a name="l00471"></a>00471     val = 0x14;
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_RX)
<a name="l00473"></a>00473         val |= 0x20;
<a name="l00474"></a>00474     wb_data[0] = val;
<a name="l00475"></a>00475     wb_data[1] = 0;
<a name="l00476"></a>00476     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_RX_CONTROL,
<a name="l00477"></a>00477             wb_data, 2);
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="comment">/* set tx mtu */</span>
<a name="l00480"></a>00480     wb_data[0] = ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD;
<a name="l00481"></a>00481     wb_data[1] = 0;
<a name="l00482"></a>00482     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_TX_MAX_SIZE,
<a name="l00483"></a>00483             wb_data, 2);
<a name="l00484"></a>00484 
<a name="l00485"></a>00485     <span class="comment">/* set cnt max size */</span>
<a name="l00486"></a>00486     wb_data[0] = ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD;
<a name="l00487"></a>00487     wb_data[1] = 0;
<a name="l00488"></a>00488     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_CNT_MAX_SIZE,
<a name="l00489"></a>00489             wb_data, 2);
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     <span class="comment">/* configure safc */</span>
<a name="l00492"></a>00492     wb_data[0] = 0x1000200;
<a name="l00493"></a>00493     wb_data[1] = 0;
<a name="l00494"></a>00494     REG_WR_DMAE(bp, bmac_addr + BIGMAC_REGISTER_RX_LLFC_MSG_FLDS,
<a name="l00495"></a>00495             wb_data, 2);
<a name="l00496"></a>00496     <span class="comment">/* fix for emulation */</span>
<a name="l00497"></a>00497     <span class="keywordflow">if</span> (CHIP_REV_IS_EMUL(bp)) {
<a name="l00498"></a>00498         wb_data[0] = 0xf000;
<a name="l00499"></a>00499         wb_data[1] = 0;
<a name="l00500"></a>00500         REG_WR_DMAE(bp,
<a name="l00501"></a>00501                 bmac_addr + BIGMAC_REGISTER_TX_PAUSE_THRESHOLD,
<a name="l00502"></a>00502                 wb_data, 2);
<a name="l00503"></a>00503     }
<a name="l00504"></a>00504 
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     <span class="keywordflow">return</span> 0;
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 
<a name="l00509"></a>00509 <span class="keyword">static</span> u8 bnx2x_bmac2_enable(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l00510"></a>00510               u8 is_lb)
<a name="l00511"></a>00511 {
<a name="l00512"></a>00512     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00513"></a>00513     u8 port = params-&gt;port;
<a name="l00514"></a>00514     u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
<a name="l00515"></a>00515                    NIG_REG_INGRESS_BMAC0_MEM;
<a name="l00516"></a>00516     u32 wb_data[2];
<a name="l00517"></a>00517     u32 val;
<a name="l00518"></a>00518 
<a name="l00519"></a>00519     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Enabling BigMAC2\n&quot;</span>);
<a name="l00520"></a>00520 
<a name="l00521"></a>00521     wb_data[0] = 0;
<a name="l00522"></a>00522     wb_data[1] = 0;
<a name="l00523"></a>00523     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_BMAC_CONTROL,
<a name="l00524"></a>00524             wb_data, 2);
<a name="l00525"></a>00525     udelay(30);
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <span class="comment">/* XGXS control: Reset phy HW, MDIO registers, PHY PLL and BMAC */</span>
<a name="l00528"></a>00528     wb_data[0] = 0x3c;
<a name="l00529"></a>00529     wb_data[1] = 0;
<a name="l00530"></a>00530     REG_WR_DMAE(bp, bmac_addr +
<a name="l00531"></a>00531               BIGMAC2_REGISTER_BMAC_XGXS_CONTROL,
<a name="l00532"></a>00532               wb_data, 2);
<a name="l00533"></a>00533 
<a name="l00534"></a>00534     udelay(30);
<a name="l00535"></a>00535 
<a name="l00536"></a>00536     <span class="comment">/* tx MAC SA */</span>
<a name="l00537"></a>00537     wb_data[0] = ((params-&gt;mac_addr[2] &lt;&lt; 24) |
<a name="l00538"></a>00538                (params-&gt;mac_addr[3] &lt;&lt; 16) |
<a name="l00539"></a>00539                (params-&gt;mac_addr[4] &lt;&lt; 8) |
<a name="l00540"></a>00540             params-&gt;mac_addr[5]);
<a name="l00541"></a>00541     wb_data[1] = ((params-&gt;mac_addr[0] &lt;&lt; 8) |
<a name="l00542"></a>00542             params-&gt;mac_addr[1]);
<a name="l00543"></a>00543     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_TX_SOURCE_ADDR,
<a name="l00544"></a>00544               wb_data, 2);
<a name="l00545"></a>00545 
<a name="l00546"></a>00546     udelay(30);
<a name="l00547"></a>00547 
<a name="l00548"></a>00548     <span class="comment">/* Tx control */</span>
<a name="l00549"></a>00549     val = 0xc0;
<a name="l00550"></a>00550     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l00551"></a>00551         val |= 0x800000;
<a name="l00552"></a>00552     wb_data[0] = val;
<a name="l00553"></a>00553     wb_data[1] = 0;
<a name="l00554"></a>00554     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_TX_CONTROL,
<a name="l00555"></a>00555             wb_data, 2);
<a name="l00556"></a>00556 
<a name="l00557"></a>00557     <span class="comment">/* Configure SAFC */</span>
<a name="l00558"></a>00558     wb_data[0] = 0x1000200;
<a name="l00559"></a>00559     wb_data[1] = 0;
<a name="l00560"></a>00560     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS,
<a name="l00561"></a>00561               wb_data, 2);
<a name="l00562"></a>00562     udelay(30);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     <span class="comment">/* set rx mtu */</span>
<a name="l00565"></a>00565     wb_data[0] = ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD;
<a name="l00566"></a>00566     wb_data[1] = 0;
<a name="l00567"></a>00567     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_RX_MAX_SIZE,
<a name="l00568"></a>00568               wb_data, 2);
<a name="l00569"></a>00569     udelay(30);
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <span class="comment">/* set tx mtu */</span>
<a name="l00572"></a>00572     wb_data[0] = ETH_MAX_JUMBO_PACKET_SIZE + ETH_OVREHEAD;
<a name="l00573"></a>00573     wb_data[1] = 0;
<a name="l00574"></a>00574     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_TX_MAX_SIZE,
<a name="l00575"></a>00575               wb_data, 2);
<a name="l00576"></a>00576     udelay(30);
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     <span class="comment">/* Set rx control: Strip CRC and enable BigMAC to relay</span>
<a name="l00579"></a>00579 <span class="comment">    control packets to the system as well*/</span>
<a name="l00580"></a>00580     val = 0x54;
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_RX)
<a name="l00582"></a>00582         val |= 0x20;
<a name="l00583"></a>00583     wb_data[0] = val;
<a name="l00584"></a>00584     wb_data[1] = 0;
<a name="l00585"></a>00585     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_RX_CONTROL,
<a name="l00586"></a>00586               wb_data, 2);
<a name="l00587"></a>00587     udelay(30);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (params-&gt;feature_config_flags &amp; FEATURE_CONFIG_PFC_ENABLED) {
<a name="l00590"></a>00590         wb_data[0] = 0xb; <span class="comment">/* Enable RFC RX &amp; TX and set 8 COS */</span>
<a name="l00591"></a>00591         wb_data[1] = 0;
<a name="l00592"></a>00592         REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_PFC_CONTROL,
<a name="l00593"></a>00593                   wb_data, 2);
<a name="l00594"></a>00594     }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596     <span class="comment">/* mac control */</span>
<a name="l00597"></a>00597     val = 0x3; <span class="comment">/* Enable RX and TX */</span>
<a name="l00598"></a>00598     <span class="keywordflow">if</span> (is_lb) {
<a name="l00599"></a>00599         val |= 0x4; <span class="comment">/* Local loopback */</span>
<a name="l00600"></a>00600         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enable bmac loopback\n&quot;</span>);
<a name="l00601"></a>00601     }
<a name="l00602"></a>00602     <span class="comment">/* When PFC enabled, Pass pause frames towards the NIG. */</span>
<a name="l00603"></a>00603     <span class="keywordflow">if</span> (params-&gt;feature_config_flags &amp; FEATURE_CONFIG_PFC_ENABLED)
<a name="l00604"></a>00604         val |= (1&lt;&lt;6);
<a name="l00605"></a>00605 
<a name="l00606"></a>00606     wb_data[0] = val;
<a name="l00607"></a>00607     wb_data[1] = 0;
<a name="l00608"></a>00608     REG_WR_DMAE(bp, bmac_addr + BIGMAC2_REGISTER_BMAC_CONTROL,
<a name="l00609"></a>00609               wb_data, 2);
<a name="l00610"></a>00610 
<a name="l00611"></a>00611     <span class="keywordflow">return</span> 0;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 
<a name="l00614"></a>00614 <span class="keyword">static</span> u8 bnx2x_bmac_enable(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l00615"></a>00615               u8 is_lb)
<a name="l00616"></a>00616 {
<a name="l00617"></a>00617     u8 rc, port = params-&gt;port;
<a name="l00618"></a>00618     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00619"></a>00619     u32 val;
<a name="l00620"></a>00620     <span class="comment">/* reset and unreset the BigMac */</span>
<a name="l00621"></a>00621     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
<a name="l00622"></a>00622            (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port));
<a name="l00623"></a>00623     msleep(1);
<a name="l00624"></a>00624 
<a name="l00625"></a>00625     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
<a name="l00626"></a>00626            (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port));
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="comment">/* enable access for bmac registers */</span>
<a name="l00629"></a>00629     REG_WR(bp, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x1);
<a name="l00630"></a>00630 
<a name="l00631"></a>00631     <span class="comment">/* Enable BMAC according to BMAC type*/</span>
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (CHIP_IS_E2_NOT_PHASE0(params-&gt;chip_id))
<a name="l00633"></a>00633         rc = bnx2x_bmac2_enable(params, vars, is_lb);
<a name="l00634"></a>00634     <span class="keywordflow">else</span>
<a name="l00635"></a>00635         rc = bnx2x_bmac1_enable(params, vars, is_lb);
<a name="l00636"></a>00636 
<a name="l00637"></a>00637     REG_WR(bp, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 0x1);
<a name="l00638"></a>00638     REG_WR(bp, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 0x0);
<a name="l00639"></a>00639     REG_WR(bp, NIG_REG_EGRESS_EMAC0_PORT + port*4, 0x0);
<a name="l00640"></a>00640     val = 0;
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l00642"></a>00642         val = 1;
<a name="l00643"></a>00643     REG_WR(bp, NIG_REG_BMAC0_PAUSE_OUT_EN + port*4, val);
<a name="l00644"></a>00644     REG_WR(bp, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0x0);
<a name="l00645"></a>00645     REG_WR(bp, NIG_REG_EMAC0_IN_EN + port*4, 0x0);
<a name="l00646"></a>00646     REG_WR(bp, NIG_REG_EMAC0_PAUSE_OUT_EN + port*4, 0x0);
<a name="l00647"></a>00647     REG_WR(bp, NIG_REG_BMAC0_IN_EN + port*4, 0x1);
<a name="l00648"></a>00648     REG_WR(bp, NIG_REG_BMAC0_OUT_EN + port*4, 0x1);
<a name="l00649"></a>00649 
<a name="l00650"></a>00650     vars-&gt;mac_type = MAC_TYPE_BMAC;
<a name="l00651"></a>00651     <span class="keywordflow">return</span> rc;
<a name="l00652"></a>00652 }
<a name="l00653"></a>00653 
<a name="l00654"></a>00654 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_phy_deassert(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u8 phy_flags)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00657"></a>00657     u32 val;
<a name="l00658"></a>00658 
<a name="l00659"></a>00659     <span class="keywordflow">if</span> (phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l00660"></a>00660         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_phy_deassert:XGXS\n&quot;</span>);
<a name="l00661"></a>00661         val = XGXS_RESET_BITS;
<a name="l00662"></a>00662 
<a name="l00663"></a>00663     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l00664"></a>00664         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_phy_deassert:SerDes\n&quot;</span>);
<a name="l00665"></a>00665         val = SERDES_RESET_BITS;
<a name="l00666"></a>00666     }
<a name="l00667"></a>00667 
<a name="l00668"></a>00668     val = val &lt;&lt; (params-&gt;port*16);
<a name="l00669"></a>00669 
<a name="l00670"></a>00670     <span class="comment">/* reset and unreset the SerDes/XGXS */</span>
<a name="l00671"></a>00671     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_CLEAR,
<a name="l00672"></a>00672             val);
<a name="l00673"></a>00673     udelay(500);
<a name="l00674"></a>00674     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_SET,
<a name="l00675"></a>00675             val);
<a name="l00676"></a>00676     bnx2x_set_phy_mdio(params, phy_flags);
<a name="l00677"></a>00677 }
<a name="l00678"></a>00678 
<a name="l00679"></a>00679 <span class="keywordtype">void</span> bnx2x_link_status_update(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l00680"></a>00680                 <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a>   *vars)
<a name="l00681"></a>00681 {
<a name="l00682"></a>00682     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00683"></a>00683     u8 link_10g;
<a name="l00684"></a>00684     u8 port = params-&gt;port;
<a name="l00685"></a>00685 
<a name="l00686"></a>00686     <span class="keywordflow">if</span> (params-&gt;switch_cfg ==  SWITCH_CFG_1G)
<a name="l00687"></a>00687         vars-&gt;phy_flags = PHY_SERDES_FLAG;
<a name="l00688"></a>00688     <span class="keywordflow">else</span>
<a name="l00689"></a>00689         vars-&gt;phy_flags = PHY_XGXS_FLAG;
<a name="l00690"></a>00690     vars-&gt;link_status = REG_RD(bp, params-&gt;shmem_base +
<a name="l00691"></a>00691                       offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l00692"></a>00692                        port_mb[port].link_status));
<a name="l00693"></a>00693 
<a name="l00694"></a>00694     vars-&gt;link_up = (vars-&gt;link_status &amp; LINK_STATUS_LINK_UP);
<a name="l00695"></a>00695 
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (vars-&gt;link_up) {
<a name="l00697"></a>00697         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;phy link up\n&quot;</span>);
<a name="l00698"></a>00698 
<a name="l00699"></a>00699         vars-&gt;phy_link_up = 1;
<a name="l00700"></a>00700         vars-&gt;duplex = DUPLEX_FULL;
<a name="l00701"></a>00701         <span class="keywordflow">switch</span> (vars-&gt;link_status &amp;
<a name="l00702"></a>00702                     LINK_STATUS_SPEED_AND_DUPLEX_MASK) {
<a name="l00703"></a>00703             <span class="keywordflow">case</span> LINK_10THD:
<a name="l00704"></a>00704                 vars-&gt;duplex = DUPLEX_HALF;
<a name="l00705"></a>00705                 <span class="comment">/* fall thru */</span>
<a name="l00706"></a>00706             <span class="keywordflow">case</span> LINK_10TFD:
<a name="l00707"></a>00707                 vars-&gt;line_speed = SPEED_10;
<a name="l00708"></a>00708                 <span class="keywordflow">break</span>;
<a name="l00709"></a>00709 
<a name="l00710"></a>00710             <span class="keywordflow">case</span> LINK_100TXHD:
<a name="l00711"></a>00711                 vars-&gt;duplex = DUPLEX_HALF;
<a name="l00712"></a>00712                 <span class="comment">/* fall thru */</span>
<a name="l00713"></a>00713             <span class="keywordflow">case</span> LINK_100T4:
<a name="l00714"></a>00714             <span class="keywordflow">case</span> LINK_100TXFD:
<a name="l00715"></a>00715                 vars-&gt;line_speed = SPEED_100;
<a name="l00716"></a>00716                 <span class="keywordflow">break</span>;
<a name="l00717"></a>00717 
<a name="l00718"></a>00718             <span class="keywordflow">case</span> LINK_1000THD:
<a name="l00719"></a>00719                 vars-&gt;duplex = DUPLEX_HALF;
<a name="l00720"></a>00720                 <span class="comment">/* fall thru */</span>
<a name="l00721"></a>00721             <span class="keywordflow">case</span> LINK_1000TFD:
<a name="l00722"></a>00722                 vars-&gt;line_speed = SPEED_1000;
<a name="l00723"></a>00723                 <span class="keywordflow">break</span>;
<a name="l00724"></a>00724 
<a name="l00725"></a>00725             <span class="keywordflow">case</span> LINK_2500THD:
<a name="l00726"></a>00726                 vars-&gt;duplex = DUPLEX_HALF;
<a name="l00727"></a>00727                 <span class="comment">/* fall thru */</span>
<a name="l00728"></a>00728             <span class="keywordflow">case</span> LINK_2500TFD:
<a name="l00729"></a>00729                 vars-&gt;line_speed = SPEED_2500;
<a name="l00730"></a>00730                 <span class="keywordflow">break</span>;
<a name="l00731"></a>00731 
<a name="l00732"></a>00732             <span class="keywordflow">case</span> LINK_10GTFD:
<a name="l00733"></a>00733                 vars-&gt;line_speed = SPEED_10000;
<a name="l00734"></a>00734                 <span class="keywordflow">break</span>;
<a name="l00735"></a>00735 
<a name="l00736"></a>00736             <span class="keywordflow">case</span> LINK_12GTFD:
<a name="l00737"></a>00737                 vars-&gt;line_speed = SPEED_12000;
<a name="l00738"></a>00738                 <span class="keywordflow">break</span>;
<a name="l00739"></a>00739 
<a name="l00740"></a>00740             <span class="keywordflow">case</span> LINK_12_5GTFD:
<a name="l00741"></a>00741                 vars-&gt;line_speed = SPEED_12500;
<a name="l00742"></a>00742                 <span class="keywordflow">break</span>;
<a name="l00743"></a>00743 
<a name="l00744"></a>00744             <span class="keywordflow">case</span> LINK_13GTFD:
<a name="l00745"></a>00745                 vars-&gt;line_speed = SPEED_13000;
<a name="l00746"></a>00746                 <span class="keywordflow">break</span>;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748             <span class="keywordflow">case</span> LINK_15GTFD:
<a name="l00749"></a>00749                 vars-&gt;line_speed = SPEED_15000;
<a name="l00750"></a>00750                 <span class="keywordflow">break</span>;
<a name="l00751"></a>00751 
<a name="l00752"></a>00752             <span class="keywordflow">case</span> LINK_16GTFD:
<a name="l00753"></a>00753                 vars-&gt;line_speed = SPEED_16000;
<a name="l00754"></a>00754                 <span class="keywordflow">break</span>;
<a name="l00755"></a>00755 
<a name="l00756"></a>00756             <span class="keywordflow">default</span>:
<a name="l00757"></a>00757                 <span class="keywordflow">break</span>;
<a name="l00758"></a>00758         }
<a name="l00759"></a>00759 
<a name="l00760"></a>00760         <span class="keywordflow">if</span> (vars-&gt;link_status &amp; LINK_STATUS_TX_FLOW_CONTROL_ENABLED)
<a name="l00761"></a>00761             vars-&gt;flow_ctrl |= BNX2X_FLOW_CTRL_TX;
<a name="l00762"></a>00762         <span class="keywordflow">else</span>
<a name="l00763"></a>00763             vars-&gt;flow_ctrl &amp;= ~BNX2X_FLOW_CTRL_TX;
<a name="l00764"></a>00764 
<a name="l00765"></a>00765         <span class="keywordflow">if</span> (vars-&gt;link_status &amp; LINK_STATUS_RX_FLOW_CONTROL_ENABLED)
<a name="l00766"></a>00766             vars-&gt;flow_ctrl |= BNX2X_FLOW_CTRL_RX;
<a name="l00767"></a>00767         <span class="keywordflow">else</span>
<a name="l00768"></a>00768             vars-&gt;flow_ctrl &amp;= ~BNX2X_FLOW_CTRL_RX;
<a name="l00769"></a>00769 
<a name="l00770"></a>00770         <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l00771"></a>00771             <span class="keywordflow">if</span> (vars-&gt;line_speed &amp;&amp;
<a name="l00772"></a>00772                 ((vars-&gt;line_speed == SPEED_10) ||
<a name="l00773"></a>00773                  (vars-&gt;line_speed == SPEED_100))) {
<a name="l00774"></a>00774                 vars-&gt;phy_flags |= PHY_SGMII_FLAG;
<a name="l00775"></a>00775             } <span class="keywordflow">else</span> {
<a name="l00776"></a>00776                 vars-&gt;phy_flags &amp;= ~PHY_SGMII_FLAG;
<a name="l00777"></a>00777             }
<a name="l00778"></a>00778         }
<a name="l00779"></a>00779 
<a name="l00780"></a>00780         <span class="comment">/* anything 10 and over uses the bmac */</span>
<a name="l00781"></a>00781         link_10g = ((vars-&gt;line_speed == SPEED_10000) ||
<a name="l00782"></a>00782                 (vars-&gt;line_speed == SPEED_12000) ||
<a name="l00783"></a>00783                 (vars-&gt;line_speed == SPEED_12500) ||
<a name="l00784"></a>00784                 (vars-&gt;line_speed == SPEED_13000) ||
<a name="l00785"></a>00785                 (vars-&gt;line_speed == SPEED_15000) ||
<a name="l00786"></a>00786                 (vars-&gt;line_speed == SPEED_16000));
<a name="l00787"></a>00787         <span class="keywordflow">if</span> (link_10g)
<a name="l00788"></a>00788             vars-&gt;mac_type = MAC_TYPE_BMAC;
<a name="l00789"></a>00789         <span class="keywordflow">else</span>
<a name="l00790"></a>00790             vars-&gt;mac_type = MAC_TYPE_EMAC;
<a name="l00791"></a>00791 
<a name="l00792"></a>00792     } <span class="keywordflow">else</span> { <span class="comment">/* link down */</span>
<a name="l00793"></a>00793         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;phy link down\n&quot;</span>);
<a name="l00794"></a>00794 
<a name="l00795"></a>00795         vars-&gt;phy_link_up = 0;
<a name="l00796"></a>00796 
<a name="l00797"></a>00797         vars-&gt;line_speed = 0;
<a name="l00798"></a>00798         vars-&gt;duplex = DUPLEX_FULL;
<a name="l00799"></a>00799         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l00800"></a>00800 
<a name="l00801"></a>00801         <span class="comment">/* indicate no mac active */</span>
<a name="l00802"></a>00802         vars-&gt;mac_type = MAC_TYPE_NONE;
<a name="l00803"></a>00803     }
<a name="l00804"></a>00804 
<a name="l00805"></a>00805     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;link_status 0x%x  phy_link_up %x\n&quot;</span>,
<a name="l00806"></a>00806          vars-&gt;link_status, vars-&gt;phy_link_up);
<a name="l00807"></a>00807     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;line_speed %x  duplex %x  flow_ctrl 0x%x\n&quot;</span>,
<a name="l00808"></a>00808          vars-&gt;line_speed, vars-&gt;duplex, vars-&gt;flow_ctrl);
<a name="l00809"></a>00809 }
<a name="l00810"></a>00810 
<a name="l00811"></a>00811 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_update_mng(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u32 link_status)
<a name="l00812"></a>00812 {
<a name="l00813"></a>00813     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00814"></a>00814 
<a name="l00815"></a>00815         REG_WR(bp, params-&gt;shmem_base +
<a name="l00816"></a>00816            offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l00817"></a>00817                 port_mb[params-&gt;port].link_status),
<a name="l00818"></a>00818             link_status);
<a name="l00819"></a>00819 }
<a name="l00820"></a>00820 
<a name="l00821"></a>00821 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bmac_rx_disable(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 chip_id, u8 port)
<a name="l00822"></a>00822 {
<a name="l00823"></a>00823     u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
<a name="l00824"></a>00824             NIG_REG_INGRESS_BMAC0_MEM;
<a name="l00825"></a>00825     u32 wb_data[2];
<a name="l00826"></a>00826     u32 nig_bmac_enable = REG_RD(bp, NIG_REG_BMAC0_REGS_OUT_EN +
<a name="l00827"></a>00827                      port*4);
<a name="l00828"></a>00828 
<a name="l00829"></a>00829     <span class="comment">/* Only if the bmac is out of reset */</span>
<a name="l00830"></a>00830     <span class="keywordflow">if</span> (REG_RD(bp, MISC_REG_RESET_REG_2) &amp;
<a name="l00831"></a>00831             (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port) &amp;&amp;
<a name="l00832"></a>00832         nig_bmac_enable) {
<a name="l00833"></a>00833 
<a name="l00834"></a>00834         <span class="keywordflow">if</span> (CHIP_IS_E2_NOT_PHASE0(chip_id)) {
<a name="l00835"></a>00835             <span class="comment">/* Clear Rx Enable bit in BMAC_CONTROL register */</span>
<a name="l00836"></a>00836             REG_RD_DMAE(bp, bmac_addr +
<a name="l00837"></a>00837                       BIGMAC2_REGISTER_BMAC_CONTROL,
<a name="l00838"></a>00838                       wb_data, 2);
<a name="l00839"></a>00839             wb_data[0] &amp;= ~BMAC_CONTROL_RX_ENABLE;
<a name="l00840"></a>00840             REG_WR_DMAE(bp, bmac_addr +
<a name="l00841"></a>00841                       BIGMAC2_REGISTER_BMAC_CONTROL,
<a name="l00842"></a>00842                       wb_data, 2);
<a name="l00843"></a>00843         } <span class="keywordflow">else</span> {
<a name="l00844"></a>00844             <span class="comment">/* Clear Rx Enable bit in BMAC_CONTROL register */</span>
<a name="l00845"></a>00845             REG_RD_DMAE(bp, bmac_addr +
<a name="l00846"></a>00846                       BIGMAC_REGISTER_BMAC_CONTROL,
<a name="l00847"></a>00847                       wb_data, 2);
<a name="l00848"></a>00848             wb_data[0] &amp;= ~BMAC_CONTROL_RX_ENABLE;
<a name="l00849"></a>00849             REG_WR_DMAE(bp, bmac_addr +
<a name="l00850"></a>00850                       BIGMAC_REGISTER_BMAC_CONTROL,
<a name="l00851"></a>00851                       wb_data, 2);
<a name="l00852"></a>00852         }
<a name="l00853"></a>00853         msleep(1);
<a name="l00854"></a>00854     }
<a name="l00855"></a>00855 }
<a name="l00856"></a>00856 
<a name="l00857"></a>00857 <span class="keyword">static</span> u8 bnx2x_pbf_update(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u32 flow_ctrl,
<a name="l00858"></a>00858              u32 line_speed)
<a name="l00859"></a>00859 {
<a name="l00860"></a>00860     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l00861"></a>00861     u8 port = params-&gt;port;
<a name="l00862"></a>00862     u32 init_crd, crd;
<a name="l00863"></a>00863     u32 count = 1000;
<a name="l00864"></a>00864 
<a name="l00865"></a>00865     <span class="comment">/* disable port */</span>
<a name="l00866"></a>00866     REG_WR(bp, PBF_REG_DISABLE_NEW_TASK_PROC_P0 + port*4, 0x1);
<a name="l00867"></a>00867 
<a name="l00868"></a>00868     <span class="comment">/* wait for init credit */</span>
<a name="l00869"></a>00869     init_crd = REG_RD(bp, PBF_REG_P0_INIT_CRD + port*4);
<a name="l00870"></a>00870     crd = REG_RD(bp, PBF_REG_P0_CREDIT + port*8);
<a name="l00871"></a>00871     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;init_crd 0x%x  crd 0x%x\n&quot;</span>, init_crd, crd);
<a name="l00872"></a>00872 
<a name="l00873"></a>00873     <span class="keywordflow">while</span> ((init_crd != crd) &amp;&amp; count) {
<a name="l00874"></a>00874         msleep(5);
<a name="l00875"></a>00875 
<a name="l00876"></a>00876         crd = REG_RD(bp, PBF_REG_P0_CREDIT + port*8);
<a name="l00877"></a>00877         count--;
<a name="l00878"></a>00878     }
<a name="l00879"></a>00879     crd = REG_RD(bp, PBF_REG_P0_CREDIT + port*8);
<a name="l00880"></a>00880     <span class="keywordflow">if</span> (init_crd != crd) {
<a name="l00881"></a>00881         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BUG! init_crd 0x%x != crd 0x%x\n&quot;</span>,
<a name="l00882"></a>00882               init_crd, crd);
<a name="l00883"></a>00883         <span class="keywordflow">return</span> -EINVAL;
<a name="l00884"></a>00884     }
<a name="l00885"></a>00885 
<a name="l00886"></a>00886     <span class="keywordflow">if</span> (flow_ctrl &amp; BNX2X_FLOW_CTRL_RX ||
<a name="l00887"></a>00887         line_speed == SPEED_10 ||
<a name="l00888"></a>00888         line_speed == SPEED_100 ||
<a name="l00889"></a>00889         line_speed == SPEED_1000 ||
<a name="l00890"></a>00890         line_speed == SPEED_2500) {
<a name="l00891"></a>00891         REG_WR(bp, PBF_REG_P0_PAUSE_ENABLE + port*4, 1);
<a name="l00892"></a>00892         <span class="comment">/* update threshold */</span>
<a name="l00893"></a>00893         REG_WR(bp, PBF_REG_P0_ARB_THRSH + port*4, 0);
<a name="l00894"></a>00894         <span class="comment">/* update init credit */</span>
<a name="l00895"></a>00895         init_crd = 778;     <span class="comment">/* (800-18-4) */</span>
<a name="l00896"></a>00896 
<a name="l00897"></a>00897     } <span class="keywordflow">else</span> {
<a name="l00898"></a>00898         u32 thresh = (ETH_MAX_JUMBO_PACKET_SIZE +
<a name="l00899"></a>00899                   ETH_OVREHEAD)/16;
<a name="l00900"></a>00900         REG_WR(bp, PBF_REG_P0_PAUSE_ENABLE + port*4, 0);
<a name="l00901"></a>00901         <span class="comment">/* update threshold */</span>
<a name="l00902"></a>00902         REG_WR(bp, PBF_REG_P0_ARB_THRSH + port*4, thresh);
<a name="l00903"></a>00903         <span class="comment">/* update init credit */</span>
<a name="l00904"></a>00904         <span class="keywordflow">switch</span> (line_speed) {
<a name="l00905"></a>00905         <span class="keywordflow">case</span> SPEED_10000:
<a name="l00906"></a>00906             init_crd = thresh + 553 - 22;
<a name="l00907"></a>00907             <span class="keywordflow">break</span>;
<a name="l00908"></a>00908 
<a name="l00909"></a>00909         <span class="keywordflow">case</span> SPEED_12000:
<a name="l00910"></a>00910             init_crd = thresh + 664 - 22;
<a name="l00911"></a>00911             <span class="keywordflow">break</span>;
<a name="l00912"></a>00912 
<a name="l00913"></a>00913         <span class="keywordflow">case</span> SPEED_13000:
<a name="l00914"></a>00914             init_crd = thresh + 742 - 22;
<a name="l00915"></a>00915             <span class="keywordflow">break</span>;
<a name="l00916"></a>00916 
<a name="l00917"></a>00917         <span class="keywordflow">case</span> SPEED_16000:
<a name="l00918"></a>00918             init_crd = thresh + 778 - 22;
<a name="l00919"></a>00919             <span class="keywordflow">break</span>;
<a name="l00920"></a>00920         <span class="keywordflow">default</span>:
<a name="l00921"></a>00921             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Invalid line_speed 0x%x\n&quot;</span>,
<a name="l00922"></a>00922                   line_speed);
<a name="l00923"></a>00923             <span class="keywordflow">return</span> -EINVAL;
<a name="l00924"></a>00924         }
<a name="l00925"></a>00925     }
<a name="l00926"></a>00926     REG_WR(bp, PBF_REG_P0_INIT_CRD + port*4, init_crd);
<a name="l00927"></a>00927     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;PBF updated to speed %d credit %d\n&quot;</span>,
<a name="l00928"></a>00928          line_speed, init_crd);
<a name="l00929"></a>00929 
<a name="l00930"></a>00930     <span class="comment">/* probe the credit changes */</span>
<a name="l00931"></a>00931     REG_WR(bp, PBF_REG_INIT_P0 + port*4, 0x1);
<a name="l00932"></a>00932     msleep(5);
<a name="l00933"></a>00933     REG_WR(bp, PBF_REG_INIT_P0 + port*4, 0x0);
<a name="l00934"></a>00934 
<a name="l00935"></a>00935     <span class="comment">/* enable port */</span>
<a name="l00936"></a>00936     REG_WR(bp, PBF_REG_DISABLE_NEW_TASK_PROC_P0 + port*4, 0x0);
<a name="l00937"></a>00937     <span class="keywordflow">return</span> 0;
<a name="l00938"></a>00938 }
<a name="l00939"></a>00939 
<a name="l00940"></a>00940 <span class="keyword">static</span> u32 bnx2x_get_emac_base(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 ext_phy_type, u8 port)
<a name="l00941"></a>00941 {
<a name="l00942"></a>00942     u32 emac_base;
<a name="l00943"></a>00943 
<a name="l00944"></a>00944     <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l00945"></a>00945     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l00946"></a>00946     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l00947"></a>00947     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l00948"></a>00948         <span class="comment">/* All MDC/MDIO is directed through single EMAC */</span>
<a name="l00949"></a>00949         <span class="keywordflow">if</span> (REG_RD(bp, NIG_REG_PORT_SWAP))
<a name="l00950"></a>00950             emac_base = GRCBASE_EMAC0;
<a name="l00951"></a>00951         <span class="keywordflow">else</span>
<a name="l00952"></a>00952             emac_base = GRCBASE_EMAC1;
<a name="l00953"></a>00953         <span class="keywordflow">break</span>;
<a name="l00954"></a>00954     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l00955"></a>00955         emac_base = (port) ? GRCBASE_EMAC0 : GRCBASE_EMAC1;
<a name="l00956"></a>00956         <span class="keywordflow">break</span>;
<a name="l00957"></a>00957     <span class="keywordflow">default</span>:
<a name="l00958"></a>00958         emac_base = (port) ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l00959"></a>00959         <span class="keywordflow">break</span>;
<a name="l00960"></a>00960     }
<a name="l00961"></a>00961     <span class="keywordflow">return</span> emac_base;
<a name="l00962"></a>00962 
<a name="l00963"></a>00963 }
<a name="l00964"></a>00964 
<a name="l00965"></a>00965 u8 bnx2x_cl45_write(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port, u32 ext_phy_type,
<a name="l00966"></a>00966           u8 phy_addr, u8 devad, u16 reg, u16 val)
<a name="l00967"></a>00967 {
<a name="l00968"></a>00968     u32 tmp, saved_mode;
<a name="l00969"></a>00969     u8 i, rc = 0;
<a name="l00970"></a>00970     u32 mdio_ctrl = bnx2x_get_emac_base(bp, ext_phy_type, port);
<a name="l00971"></a>00971 
<a name="l00972"></a>00972     <span class="comment">/* set clause 45 mode, slow down the MDIO clock to 2.5MHz</span>
<a name="l00973"></a>00973 <span class="comment">     * (a value of 49==0x31) and make sure that the AUTO poll is off</span>
<a name="l00974"></a>00974 <span class="comment">     */</span>
<a name="l00975"></a>00975 
<a name="l00976"></a>00976     saved_mode = REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
<a name="l00977"></a>00977     tmp = saved_mode &amp; ~(EMAC_MDIO_MODE_AUTO_POLL |
<a name="l00978"></a>00978                  EMAC_MDIO_MODE_CLOCK_CNT);
<a name="l00979"></a>00979     tmp |= (EMAC_MDIO_MODE_CLAUSE_45 |
<a name="l00980"></a>00980         (49 &lt;&lt; EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT));
<a name="l00981"></a>00981     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, tmp);
<a name="l00982"></a>00982     REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
<a name="l00983"></a>00983     udelay(40);
<a name="l00984"></a>00984 
<a name="l00985"></a>00985     <span class="comment">/* address */</span>
<a name="l00986"></a>00986 
<a name="l00987"></a>00987     tmp = ((phy_addr &lt;&lt; 21) | (devad &lt;&lt; 16) | reg |
<a name="l00988"></a>00988            EMAC_MDIO_COMM_COMMAND_ADDRESS |
<a name="l00989"></a>00989            EMAC_MDIO_COMM_START_BUSY);
<a name="l00990"></a>00990     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp);
<a name="l00991"></a>00991 
<a name="l00992"></a>00992     <span class="keywordflow">for</span> (i = 0; i &lt; 50; i++) {
<a name="l00993"></a>00993         udelay(10);
<a name="l00994"></a>00994 
<a name="l00995"></a>00995         tmp = REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
<a name="l00996"></a>00996         <span class="keywordflow">if</span> (!(tmp &amp; EMAC_MDIO_COMM_START_BUSY)) {
<a name="l00997"></a>00997             udelay(5);
<a name="l00998"></a>00998             <span class="keywordflow">break</span>;
<a name="l00999"></a>00999         }
<a name="l01000"></a>01000     }
<a name="l01001"></a>01001     <span class="keywordflow">if</span> (tmp &amp; EMAC_MDIO_COMM_START_BUSY) {
<a name="l01002"></a>01002         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;write phy register failed\n&quot;</span>);
<a name="l01003"></a>01003         rc = -EFAULT;
<a name="l01004"></a>01004     } <span class="keywordflow">else</span> {
<a name="l01005"></a>01005         <span class="comment">/* data */</span>
<a name="l01006"></a>01006         tmp = ((phy_addr &lt;&lt; 21) | (devad &lt;&lt; 16) | val |
<a name="l01007"></a>01007                EMAC_MDIO_COMM_COMMAND_WRITE_45 |
<a name="l01008"></a>01008                EMAC_MDIO_COMM_START_BUSY);
<a name="l01009"></a>01009         REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp);
<a name="l01010"></a>01010 
<a name="l01011"></a>01011         <span class="keywordflow">for</span> (i = 0; i &lt; 50; i++) {
<a name="l01012"></a>01012             udelay(10);
<a name="l01013"></a>01013 
<a name="l01014"></a>01014             tmp = REG_RD(bp, mdio_ctrl +
<a name="l01015"></a>01015                      EMAC_REG_EMAC_MDIO_COMM);
<a name="l01016"></a>01016             <span class="keywordflow">if</span> (!(tmp &amp; EMAC_MDIO_COMM_START_BUSY)) {
<a name="l01017"></a>01017                 udelay(5);
<a name="l01018"></a>01018                 <span class="keywordflow">break</span>;
<a name="l01019"></a>01019             }
<a name="l01020"></a>01020         }
<a name="l01021"></a>01021         <span class="keywordflow">if</span> (tmp &amp; EMAC_MDIO_COMM_START_BUSY) {
<a name="l01022"></a>01022             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;write phy register failed\n&quot;</span>);
<a name="l01023"></a>01023             rc = -EFAULT;
<a name="l01024"></a>01024         }
<a name="l01025"></a>01025     }
<a name="l01026"></a>01026 
<a name="l01027"></a>01027     <span class="comment">/* Restore the saved mode */</span>
<a name="l01028"></a>01028     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, saved_mode);
<a name="l01029"></a>01029 
<a name="l01030"></a>01030     <span class="keywordflow">return</span> rc;
<a name="l01031"></a>01031 }
<a name="l01032"></a>01032 
<a name="l01033"></a>01033 u8 bnx2x_cl45_read(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port, u32 ext_phy_type,
<a name="l01034"></a>01034          u8 phy_addr, u8 devad, u16 reg, u16 *ret_val)
<a name="l01035"></a>01035 {
<a name="l01036"></a>01036     u32 val, saved_mode;
<a name="l01037"></a>01037     u16 i;
<a name="l01038"></a>01038     u8 rc = 0;
<a name="l01039"></a>01039 
<a name="l01040"></a>01040     u32 mdio_ctrl = bnx2x_get_emac_base(bp, ext_phy_type, port);
<a name="l01041"></a>01041     <span class="comment">/* set clause 45 mode, slow down the MDIO clock to 2.5MHz</span>
<a name="l01042"></a>01042 <span class="comment">     * (a value of 49==0x31) and make sure that the AUTO poll is off</span>
<a name="l01043"></a>01043 <span class="comment">     */</span>
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     saved_mode = REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
<a name="l01046"></a>01046     val = saved_mode &amp; ((EMAC_MDIO_MODE_AUTO_POLL |
<a name="l01047"></a>01047                  EMAC_MDIO_MODE_CLOCK_CNT));
<a name="l01048"></a>01048     val |= (EMAC_MDIO_MODE_CLAUSE_45 |
<a name="l01049"></a>01049         (49L &lt;&lt; EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT));
<a name="l01050"></a>01050     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, val);
<a name="l01051"></a>01051     REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
<a name="l01052"></a>01052     udelay(40);
<a name="l01053"></a>01053 
<a name="l01054"></a>01054     <span class="comment">/* address */</span>
<a name="l01055"></a>01055     val = ((phy_addr &lt;&lt; 21) | (devad &lt;&lt; 16) | reg |
<a name="l01056"></a>01056            EMAC_MDIO_COMM_COMMAND_ADDRESS |
<a name="l01057"></a>01057            EMAC_MDIO_COMM_START_BUSY);
<a name="l01058"></a>01058     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, val);
<a name="l01059"></a>01059 
<a name="l01060"></a>01060     <span class="keywordflow">for</span> (i = 0; i &lt; 50; i++) {
<a name="l01061"></a>01061         udelay(10);
<a name="l01062"></a>01062 
<a name="l01063"></a>01063         val = REG_RD(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
<a name="l01064"></a>01064         <span class="keywordflow">if</span> (!(val &amp; EMAC_MDIO_COMM_START_BUSY)) {
<a name="l01065"></a>01065             udelay(5);
<a name="l01066"></a>01066             <span class="keywordflow">break</span>;
<a name="l01067"></a>01067         }
<a name="l01068"></a>01068     }
<a name="l01069"></a>01069     <span class="keywordflow">if</span> (val &amp; EMAC_MDIO_COMM_START_BUSY) {
<a name="l01070"></a>01070         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;read phy register failed\n&quot;</span>);
<a name="l01071"></a>01071 
<a name="l01072"></a>01072         *ret_val = 0;
<a name="l01073"></a>01073         rc = -EFAULT;
<a name="l01074"></a>01074 
<a name="l01075"></a>01075     } <span class="keywordflow">else</span> {
<a name="l01076"></a>01076         <span class="comment">/* data */</span>
<a name="l01077"></a>01077         val = ((phy_addr &lt;&lt; 21) | (devad &lt;&lt; 16) |
<a name="l01078"></a>01078                EMAC_MDIO_COMM_COMMAND_READ_45 |
<a name="l01079"></a>01079                EMAC_MDIO_COMM_START_BUSY);
<a name="l01080"></a>01080         REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, val);
<a name="l01081"></a>01081 
<a name="l01082"></a>01082         <span class="keywordflow">for</span> (i = 0; i &lt; 50; i++) {
<a name="l01083"></a>01083             udelay(10);
<a name="l01084"></a>01084 
<a name="l01085"></a>01085             val = REG_RD(bp, mdio_ctrl +
<a name="l01086"></a>01086                       EMAC_REG_EMAC_MDIO_COMM);
<a name="l01087"></a>01087             <span class="keywordflow">if</span> (!(val &amp; EMAC_MDIO_COMM_START_BUSY)) {
<a name="l01088"></a>01088                 *ret_val = (u16)(val &amp; EMAC_MDIO_COMM_DATA);
<a name="l01089"></a>01089                 <span class="keywordflow">break</span>;
<a name="l01090"></a>01090             }
<a name="l01091"></a>01091         }
<a name="l01092"></a>01092         <span class="keywordflow">if</span> (val &amp; EMAC_MDIO_COMM_START_BUSY) {
<a name="l01093"></a>01093             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;read phy register failed\n&quot;</span>);
<a name="l01094"></a>01094 
<a name="l01095"></a>01095             *ret_val = 0;
<a name="l01096"></a>01096             rc = -EFAULT;
<a name="l01097"></a>01097         }
<a name="l01098"></a>01098     }
<a name="l01099"></a>01099 
<a name="l01100"></a>01100     <span class="comment">/* Restore the saved mode */</span>
<a name="l01101"></a>01101     REG_WR(bp, mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, saved_mode);
<a name="l01102"></a>01102 
<a name="l01103"></a>01103     <span class="keywordflow">return</span> rc;
<a name="l01104"></a>01104 }
<a name="l01105"></a>01105 
<a name="l01106"></a>01106 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_aer_mmd(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01107"></a>01107                 <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a>   *vars)
<a name="l01108"></a>01108 {
<a name="l01109"></a>01109     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01110"></a>01110     u32 ser_lane;
<a name="l01111"></a>01111     u16 offset;
<a name="l01112"></a>01112 
<a name="l01113"></a>01113     ser_lane = ((params-&gt;lane_config &amp;
<a name="l01114"></a>01114              PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) &gt;&gt;
<a name="l01115"></a>01115              PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
<a name="l01116"></a>01116 
<a name="l01117"></a>01117     offset = (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) ?
<a name="l01118"></a>01118         (params-&gt;phy_addr + ser_lane) : 0;
<a name="l01119"></a>01119 
<a name="l01120"></a>01120     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01121"></a>01121                   params-&gt;phy_addr,
<a name="l01122"></a>01122                   MDIO_REG_BANK_AER_BLOCK,
<a name="l01123"></a>01123                   MDIO_AER_BLOCK_AER_REG, 0x3800 + offset);
<a name="l01124"></a>01124 }
<a name="l01125"></a>01125 
<a name="l01126"></a>01126 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_master_ln(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01127"></a>01127 {
<a name="l01128"></a>01128     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01129"></a>01129     u16 new_master_ln, ser_lane;
<a name="l01130"></a>01130     ser_lane =  ((params-&gt;lane_config &amp;
<a name="l01131"></a>01131              PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) &gt;&gt;
<a name="l01132"></a>01132              PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
<a name="l01133"></a>01133 
<a name="l01134"></a>01134     <span class="comment">/* set the master_ln for AN */</span>
<a name="l01135"></a>01135     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01136"></a>01136                   params-&gt;phy_addr,
<a name="l01137"></a>01137                   MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01138"></a>01138                   MDIO_XGXS_BLOCK2_TEST_MODE_LANE,
<a name="l01139"></a>01139                   &amp;new_master_ln);
<a name="l01140"></a>01140 
<a name="l01141"></a>01141     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01142"></a>01142                   params-&gt;phy_addr,
<a name="l01143"></a>01143                   MDIO_REG_BANK_XGXS_BLOCK2 ,
<a name="l01144"></a>01144                   MDIO_XGXS_BLOCK2_TEST_MODE_LANE,
<a name="l01145"></a>01145                   (new_master_ln | ser_lane));
<a name="l01146"></a>01146 }
<a name="l01147"></a>01147 
<a name="l01148"></a>01148 <span class="keyword">static</span> u8 bnx2x_reset_unicore(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01149"></a>01149 {
<a name="l01150"></a>01150     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01151"></a>01151     u16 mii_control;
<a name="l01152"></a>01152     u16 i;
<a name="l01153"></a>01153 
<a name="l01154"></a>01154     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01155"></a>01155                   params-&gt;phy_addr,
<a name="l01156"></a>01156                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01157"></a>01157                   MDIO_COMBO_IEEE0_MII_CONTROL, &amp;mii_control);
<a name="l01158"></a>01158 
<a name="l01159"></a>01159     <span class="comment">/* reset the unicore */</span>
<a name="l01160"></a>01160     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01161"></a>01161                   params-&gt;phy_addr,
<a name="l01162"></a>01162                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01163"></a>01163                   MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01164"></a>01164                   (mii_control |
<a name="l01165"></a>01165                    MDIO_COMBO_IEEO_MII_CONTROL_RESET));
<a name="l01166"></a>01166     <span class="keywordflow">if</span> (params-&gt;switch_cfg == SWITCH_CFG_1G)
<a name="l01167"></a>01167         bnx2x_set_serdes_access(params);
<a name="l01168"></a>01168 
<a name="l01169"></a>01169     <span class="comment">/* wait for the reset to self clear */</span>
<a name="l01170"></a>01170     <span class="keywordflow">for</span> (i = 0; i &lt; MDIO_ACCESS_TIMEOUT; i++) {
<a name="l01171"></a>01171         udelay(5);
<a name="l01172"></a>01172 
<a name="l01173"></a>01173         <span class="comment">/* the reset erased the previous bank value */</span>
<a name="l01174"></a>01174         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01175"></a>01175                       params-&gt;phy_addr,
<a name="l01176"></a>01176                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01177"></a>01177                   MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01178"></a>01178                   &amp;mii_control);
<a name="l01179"></a>01179 
<a name="l01180"></a>01180         <span class="keywordflow">if</span> (!(mii_control &amp; MDIO_COMBO_IEEO_MII_CONTROL_RESET)) {
<a name="l01181"></a>01181             udelay(5);
<a name="l01182"></a>01182             <span class="keywordflow">return</span> 0;
<a name="l01183"></a>01183         }
<a name="l01184"></a>01184     }
<a name="l01185"></a>01185 
<a name="l01186"></a>01186     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BUG! XGXS is still in reset!\n&quot;</span>);
<a name="l01187"></a>01187     <span class="keywordflow">return</span> -EINVAL;
<a name="l01188"></a>01188 
<a name="l01189"></a>01189 }
<a name="l01190"></a>01190 
<a name="l01191"></a>01191 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_swap_lanes(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01192"></a>01192 {
<a name="l01193"></a>01193     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01194"></a>01194     <span class="comment">/* Each two bits represents a lane number:</span>
<a name="l01195"></a>01195 <span class="comment">       No swap is 0123 =&gt; 0x1b no need to enable the swap */</span>
<a name="l01196"></a>01196     u16 ser_lane, rx_lane_swap, tx_lane_swap;
<a name="l01197"></a>01197 
<a name="l01198"></a>01198     ser_lane = ((params-&gt;lane_config &amp;
<a name="l01199"></a>01199              PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) &gt;&gt;
<a name="l01200"></a>01200             PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
<a name="l01201"></a>01201     rx_lane_swap = ((params-&gt;lane_config &amp;
<a name="l01202"></a>01202                  PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK) &gt;&gt;
<a name="l01203"></a>01203                 PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT);
<a name="l01204"></a>01204     tx_lane_swap = ((params-&gt;lane_config &amp;
<a name="l01205"></a>01205                  PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK) &gt;&gt;
<a name="l01206"></a>01206                 PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT);
<a name="l01207"></a>01207 
<a name="l01208"></a>01208     <span class="keywordflow">if</span> (rx_lane_swap != 0x1b) {
<a name="l01209"></a>01209         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01210"></a>01210                       params-&gt;phy_addr,
<a name="l01211"></a>01211                     MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01212"></a>01212                     MDIO_XGXS_BLOCK2_RX_LN_SWAP,
<a name="l01213"></a>01213                     (rx_lane_swap |
<a name="l01214"></a>01214                     MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE |
<a name="l01215"></a>01215                     MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE));
<a name="l01216"></a>01216     } <span class="keywordflow">else</span> {
<a name="l01217"></a>01217         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01218"></a>01218                       params-&gt;phy_addr,
<a name="l01219"></a>01219                       MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01220"></a>01220                       MDIO_XGXS_BLOCK2_RX_LN_SWAP, 0);
<a name="l01221"></a>01221     }
<a name="l01222"></a>01222 
<a name="l01223"></a>01223     <span class="keywordflow">if</span> (tx_lane_swap != 0x1b) {
<a name="l01224"></a>01224         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01225"></a>01225                       params-&gt;phy_addr,
<a name="l01226"></a>01226                       MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01227"></a>01227                       MDIO_XGXS_BLOCK2_TX_LN_SWAP,
<a name="l01228"></a>01228                       (tx_lane_swap |
<a name="l01229"></a>01229                        MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE));
<a name="l01230"></a>01230     } <span class="keywordflow">else</span> {
<a name="l01231"></a>01231         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01232"></a>01232                       params-&gt;phy_addr,
<a name="l01233"></a>01233                       MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01234"></a>01234                       MDIO_XGXS_BLOCK2_TX_LN_SWAP, 0);
<a name="l01235"></a>01235     }
<a name="l01236"></a>01236 }
<a name="l01237"></a>01237 
<a name="l01238"></a>01238 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_parallel_detection(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01239"></a>01239                        u8            phy_flags)
<a name="l01240"></a>01240 {
<a name="l01241"></a>01241     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01242"></a>01242     u16 control2;
<a name="l01243"></a>01243 
<a name="l01244"></a>01244     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01245"></a>01245                   params-&gt;phy_addr,
<a name="l01246"></a>01246                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01247"></a>01247                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL2,
<a name="l01248"></a>01248                   &amp;control2);
<a name="l01249"></a>01249     <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp; PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)
<a name="l01250"></a>01250         control2 |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN;
<a name="l01251"></a>01251     <span class="keywordflow">else</span>
<a name="l01252"></a>01252         control2 &amp;= ~MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN;
<a name="l01253"></a>01253     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;params-&gt;speed_cap_mask = 0x%x, control2 = 0x%x\n&quot;</span>,
<a name="l01254"></a>01254         params-&gt;speed_cap_mask, control2);
<a name="l01255"></a>01255     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01256"></a>01256                   params-&gt;phy_addr,
<a name="l01257"></a>01257                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01258"></a>01258                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL2,
<a name="l01259"></a>01259                   control2);
<a name="l01260"></a>01260 
<a name="l01261"></a>01261     <span class="keywordflow">if</span> ((phy_flags &amp; PHY_XGXS_FLAG) &amp;&amp;
<a name="l01262"></a>01262          (params-&gt;speed_cap_mask &amp;
<a name="l01263"></a>01263             PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) {
<a name="l01264"></a>01264         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS\n&quot;</span>);
<a name="l01265"></a>01265 
<a name="l01266"></a>01266         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01267"></a>01267                       params-&gt;phy_addr,
<a name="l01268"></a>01268                 MDIO_REG_BANK_10G_PARALLEL_DETECT,
<a name="l01269"></a>01269                 MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK,
<a name="l01270"></a>01270                 MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT);
<a name="l01271"></a>01271 
<a name="l01272"></a>01272         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01273"></a>01273                       params-&gt;phy_addr,
<a name="l01274"></a>01274                 MDIO_REG_BANK_10G_PARALLEL_DETECT,
<a name="l01275"></a>01275                 MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL,
<a name="l01276"></a>01276                 &amp;control2);
<a name="l01277"></a>01277 
<a name="l01278"></a>01278 
<a name="l01279"></a>01279         control2 |=
<a name="l01280"></a>01280             MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN;
<a name="l01281"></a>01281 
<a name="l01282"></a>01282         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01283"></a>01283                       params-&gt;phy_addr,
<a name="l01284"></a>01284                 MDIO_REG_BANK_10G_PARALLEL_DETECT,
<a name="l01285"></a>01285                 MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL,
<a name="l01286"></a>01286                 control2);
<a name="l01287"></a>01287 
<a name="l01288"></a>01288         <span class="comment">/* Disable parallel detection of HiG */</span>
<a name="l01289"></a>01289         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01290"></a>01290                       params-&gt;phy_addr,
<a name="l01291"></a>01291                 MDIO_REG_BANK_XGXS_BLOCK2,
<a name="l01292"></a>01292                 MDIO_XGXS_BLOCK2_UNICORE_MODE_10G,
<a name="l01293"></a>01293                 MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS |
<a name="l01294"></a>01294                 MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS);
<a name="l01295"></a>01295     }
<a name="l01296"></a>01296 }
<a name="l01297"></a>01297 
<a name="l01298"></a>01298 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_autoneg(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01299"></a>01299                 <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l01300"></a>01300                 u8 enable_cl73)
<a name="l01301"></a>01301 {
<a name="l01302"></a>01302     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01303"></a>01303     u16 reg_val;
<a name="l01304"></a>01304 
<a name="l01305"></a>01305     <span class="comment">/* CL37 Autoneg */</span>
<a name="l01306"></a>01306 
<a name="l01307"></a>01307     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01308"></a>01308                   params-&gt;phy_addr,
<a name="l01309"></a>01309                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01310"></a>01310                   MDIO_COMBO_IEEE0_MII_CONTROL, &amp;reg_val);
<a name="l01311"></a>01311 
<a name="l01312"></a>01312     <span class="comment">/* CL37 Autoneg Enabled */</span>
<a name="l01313"></a>01313     <span class="keywordflow">if</span> (vars-&gt;line_speed == SPEED_AUTO_NEG)
<a name="l01314"></a>01314         reg_val |= MDIO_COMBO_IEEO_MII_CONTROL_AN_EN;
<a name="l01315"></a>01315     <span class="keywordflow">else</span> <span class="comment">/* CL37 Autoneg Disabled */</span>
<a name="l01316"></a>01316         reg_val &amp;= ~(MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
<a name="l01317"></a>01317                  MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN);
<a name="l01318"></a>01318 
<a name="l01319"></a>01319     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01320"></a>01320                   params-&gt;phy_addr,
<a name="l01321"></a>01321                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01322"></a>01322                   MDIO_COMBO_IEEE0_MII_CONTROL, reg_val);
<a name="l01323"></a>01323 
<a name="l01324"></a>01324     <span class="comment">/* Enable/Disable Autodetection */</span>
<a name="l01325"></a>01325 
<a name="l01326"></a>01326     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01327"></a>01327                   params-&gt;phy_addr,
<a name="l01328"></a>01328                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01329"></a>01329                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL1, &amp;reg_val);
<a name="l01330"></a>01330     reg_val &amp;= ~(MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN |
<a name="l01331"></a>01331             MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT);
<a name="l01332"></a>01332     reg_val |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE;
<a name="l01333"></a>01333     <span class="keywordflow">if</span> (vars-&gt;line_speed == SPEED_AUTO_NEG)
<a name="l01334"></a>01334         reg_val |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET;
<a name="l01335"></a>01335     <span class="keywordflow">else</span>
<a name="l01336"></a>01336         reg_val &amp;= ~MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET;
<a name="l01337"></a>01337 
<a name="l01338"></a>01338     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01339"></a>01339                   params-&gt;phy_addr,
<a name="l01340"></a>01340                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01341"></a>01341                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL1, reg_val);
<a name="l01342"></a>01342 
<a name="l01343"></a>01343     <span class="comment">/* Enable TetonII and BAM autoneg */</span>
<a name="l01344"></a>01344     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01345"></a>01345                   params-&gt;phy_addr,
<a name="l01346"></a>01346                   MDIO_REG_BANK_BAM_NEXT_PAGE,
<a name="l01347"></a>01347                   MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL,
<a name="l01348"></a>01348               &amp;reg_val);
<a name="l01349"></a>01349     <span class="keywordflow">if</span> (vars-&gt;line_speed == SPEED_AUTO_NEG) {
<a name="l01350"></a>01350         <span class="comment">/* Enable BAM aneg Mode and TetonII aneg Mode */</span>
<a name="l01351"></a>01351         reg_val |= (MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE |
<a name="l01352"></a>01352                 MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN);
<a name="l01353"></a>01353     } <span class="keywordflow">else</span> {
<a name="l01354"></a>01354         <span class="comment">/* TetonII and BAM Autoneg Disabled */</span>
<a name="l01355"></a>01355         reg_val &amp;= ~(MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE |
<a name="l01356"></a>01356                  MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN);
<a name="l01357"></a>01357     }
<a name="l01358"></a>01358     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01359"></a>01359                   params-&gt;phy_addr,
<a name="l01360"></a>01360                   MDIO_REG_BANK_BAM_NEXT_PAGE,
<a name="l01361"></a>01361                   MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL,
<a name="l01362"></a>01362                   reg_val);
<a name="l01363"></a>01363 
<a name="l01364"></a>01364     <span class="keywordflow">if</span> (enable_cl73) {
<a name="l01365"></a>01365         <span class="comment">/* Enable Cl73 FSM status bits */</span>
<a name="l01366"></a>01366         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01367"></a>01367                       params-&gt;phy_addr,
<a name="l01368"></a>01368                       MDIO_REG_BANK_CL73_USERB0,
<a name="l01369"></a>01369                       MDIO_CL73_USERB0_CL73_UCTRL,
<a name="l01370"></a>01370                       0xe);
<a name="l01371"></a>01371 
<a name="l01372"></a>01372         <span class="comment">/* Enable BAM Station Manager*/</span>
<a name="l01373"></a>01373         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01374"></a>01374             params-&gt;phy_addr,
<a name="l01375"></a>01375             MDIO_REG_BANK_CL73_USERB0,
<a name="l01376"></a>01376             MDIO_CL73_USERB0_CL73_BAM_CTRL1,
<a name="l01377"></a>01377             MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN |
<a name="l01378"></a>01378             MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN |
<a name="l01379"></a>01379             MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN);
<a name="l01380"></a>01380 
<a name="l01381"></a>01381         <span class="comment">/* Advertise CL73 link speeds */</span>
<a name="l01382"></a>01382         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01383"></a>01383                           params-&gt;phy_addr,
<a name="l01384"></a>01384                           MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01385"></a>01385                           MDIO_CL73_IEEEB1_AN_ADV2,
<a name="l01386"></a>01386                           &amp;reg_val);
<a name="l01387"></a>01387         <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l01388"></a>01388             PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
<a name="l01389"></a>01389             reg_val |= MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4;
<a name="l01390"></a>01390         <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l01391"></a>01391             PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)
<a name="l01392"></a>01392             reg_val |= MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX;
<a name="l01393"></a>01393 
<a name="l01394"></a>01394         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01395"></a>01395                       params-&gt;phy_addr,
<a name="l01396"></a>01396                       MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01397"></a>01397                       MDIO_CL73_IEEEB1_AN_ADV2,
<a name="l01398"></a>01398                       reg_val);
<a name="l01399"></a>01399 
<a name="l01400"></a>01400         <span class="comment">/* CL73 Autoneg Enabled */</span>
<a name="l01401"></a>01401         reg_val = MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN;
<a name="l01402"></a>01402 
<a name="l01403"></a>01403     } <span class="keywordflow">else</span> <span class="comment">/* CL73 Autoneg Disabled */</span>
<a name="l01404"></a>01404         reg_val = 0;
<a name="l01405"></a>01405 
<a name="l01406"></a>01406     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01407"></a>01407                   params-&gt;phy_addr,
<a name="l01408"></a>01408                   MDIO_REG_BANK_CL73_IEEEB0,
<a name="l01409"></a>01409                   MDIO_CL73_IEEEB0_CL73_AN_CONTROL, reg_val);
<a name="l01410"></a>01410 }
<a name="l01411"></a>01411 
<a name="l01412"></a>01412 <span class="comment">/* program SerDes, forced speed */</span>
<a name="l01413"></a>01413 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_program_serdes(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01414"></a>01414                    <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l01415"></a>01415 {
<a name="l01416"></a>01416     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01417"></a>01417     u16 reg_val;
<a name="l01418"></a>01418 
<a name="l01419"></a>01419     <span class="comment">/* program duplex, disable autoneg and sgmii*/</span>
<a name="l01420"></a>01420     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01421"></a>01421                   params-&gt;phy_addr,
<a name="l01422"></a>01422                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01423"></a>01423                   MDIO_COMBO_IEEE0_MII_CONTROL, &amp;reg_val);
<a name="l01424"></a>01424     reg_val &amp;= ~(MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX |
<a name="l01425"></a>01425              MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
<a name="l01426"></a>01426              MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK);
<a name="l01427"></a>01427     <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l01428"></a>01428         reg_val |= MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX;
<a name="l01429"></a>01429     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01430"></a>01430                   params-&gt;phy_addr,
<a name="l01431"></a>01431                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01432"></a>01432                   MDIO_COMBO_IEEE0_MII_CONTROL, reg_val);
<a name="l01433"></a>01433 
<a name="l01434"></a>01434     <span class="comment">/* program speed</span>
<a name="l01435"></a>01435 <span class="comment">       - needed only if the speed is greater than 1G (2.5G or 10G) */</span>
<a name="l01436"></a>01436     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01437"></a>01437                       params-&gt;phy_addr,
<a name="l01438"></a>01438                       MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01439"></a>01439                       MDIO_SERDES_DIGITAL_MISC1, &amp;reg_val);
<a name="l01440"></a>01440     <span class="comment">/* clearing the speed value before setting the right speed */</span>
<a name="l01441"></a>01441     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n&quot;</span>, reg_val);
<a name="l01442"></a>01442 
<a name="l01443"></a>01443     reg_val &amp;= ~(MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK |
<a name="l01444"></a>01444              MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL);
<a name="l01445"></a>01445 
<a name="l01446"></a>01446     <span class="keywordflow">if</span> (!((vars-&gt;line_speed == SPEED_1000) ||
<a name="l01447"></a>01447           (vars-&gt;line_speed == SPEED_100) ||
<a name="l01448"></a>01448           (vars-&gt;line_speed == SPEED_10))) {
<a name="l01449"></a>01449 
<a name="l01450"></a>01450         reg_val |= (MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M |
<a name="l01451"></a>01451                 MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL);
<a name="l01452"></a>01452         <span class="keywordflow">if</span> (vars-&gt;line_speed == SPEED_10000)
<a name="l01453"></a>01453             reg_val |=
<a name="l01454"></a>01454                 MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4;
<a name="l01455"></a>01455         <span class="keywordflow">if</span> (vars-&gt;line_speed == SPEED_13000)
<a name="l01456"></a>01456             reg_val |=
<a name="l01457"></a>01457                 MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G;
<a name="l01458"></a>01458     }
<a name="l01459"></a>01459 
<a name="l01460"></a>01460     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01461"></a>01461                       params-&gt;phy_addr,
<a name="l01462"></a>01462                       MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01463"></a>01463                       MDIO_SERDES_DIGITAL_MISC1, reg_val);
<a name="l01464"></a>01464 
<a name="l01465"></a>01465 }
<a name="l01466"></a>01466 
<a name="l01467"></a>01467 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_brcm_cl37_advertisment(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01468"></a>01468 {
<a name="l01469"></a>01469     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01470"></a>01470     u16 val = 0;
<a name="l01471"></a>01471 
<a name="l01472"></a>01472     <span class="comment">/* configure the 48 bits for BAM AN */</span>
<a name="l01473"></a>01473 
<a name="l01474"></a>01474     <span class="comment">/* set extended capabilities */</span>
<a name="l01475"></a>01475     <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp; PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G)
<a name="l01476"></a>01476         val |= MDIO_OVER_1G_UP1_2_5G;
<a name="l01477"></a>01477     <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp; PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
<a name="l01478"></a>01478         val |= MDIO_OVER_1G_UP1_10G;
<a name="l01479"></a>01479     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01480"></a>01480                   params-&gt;phy_addr,
<a name="l01481"></a>01481                   MDIO_REG_BANK_OVER_1G,
<a name="l01482"></a>01482                   MDIO_OVER_1G_UP1, val);
<a name="l01483"></a>01483 
<a name="l01484"></a>01484     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01485"></a>01485                   params-&gt;phy_addr,
<a name="l01486"></a>01486                   MDIO_REG_BANK_OVER_1G,
<a name="l01487"></a>01487                   MDIO_OVER_1G_UP3, 0x400);
<a name="l01488"></a>01488 }
<a name="l01489"></a>01489 
<a name="l01490"></a>01490 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_calc_ieee_aneg_adv(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u16 *ieee_fc)
<a name="l01491"></a>01491 {
<a name="l01492"></a>01492     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01493"></a>01493     *ieee_fc = MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX;
<a name="l01494"></a>01494     <span class="comment">/* resolve pause mode and advertisement</span>
<a name="l01495"></a>01495 <span class="comment">     * Please refer to Table 28B-3 of the 802.3ab-1999 spec */</span>
<a name="l01496"></a>01496 
<a name="l01497"></a>01497     <span class="keywordflow">switch</span> (params-&gt;req_flow_ctrl) {
<a name="l01498"></a>01498     <span class="keywordflow">case</span> BNX2X_FLOW_CTRL_AUTO:
<a name="l01499"></a>01499         <span class="keywordflow">if</span> (params-&gt;req_fc_auto_adv == BNX2X_FLOW_CTRL_BOTH) {
<a name="l01500"></a>01500             *ieee_fc |=
<a name="l01501"></a>01501                  MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
<a name="l01502"></a>01502         } <span class="keywordflow">else</span> {
<a name="l01503"></a>01503             *ieee_fc |=
<a name="l01504"></a>01504                MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
<a name="l01505"></a>01505         }
<a name="l01506"></a>01506         <span class="keywordflow">break</span>;
<a name="l01507"></a>01507     <span class="keywordflow">case</span> BNX2X_FLOW_CTRL_TX:
<a name="l01508"></a>01508         *ieee_fc |=
<a name="l01509"></a>01509                MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
<a name="l01510"></a>01510         <span class="keywordflow">break</span>;
<a name="l01511"></a>01511 
<a name="l01512"></a>01512     <span class="keywordflow">case</span> BNX2X_FLOW_CTRL_RX:
<a name="l01513"></a>01513     <span class="keywordflow">case</span> BNX2X_FLOW_CTRL_BOTH:
<a name="l01514"></a>01514         *ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
<a name="l01515"></a>01515         <span class="keywordflow">break</span>;
<a name="l01516"></a>01516 
<a name="l01517"></a>01517     <span class="keywordflow">case</span> BNX2X_FLOW_CTRL_NONE:
<a name="l01518"></a>01518     <span class="keywordflow">default</span>:
<a name="l01519"></a>01519         *ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE;
<a name="l01520"></a>01520         <span class="keywordflow">break</span>;
<a name="l01521"></a>01521     }
<a name="l01522"></a>01522     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;ieee_fc = 0x%x\n&quot;</span>, *ieee_fc);
<a name="l01523"></a>01523 }
<a name="l01524"></a>01524 
<a name="l01525"></a>01525 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_ieee_aneg_advertisment(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01526"></a>01526                        u16 ieee_fc)
<a name="l01527"></a>01527 {
<a name="l01528"></a>01528     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01529"></a>01529     u16 val;
<a name="l01530"></a>01530     <span class="comment">/* for AN, we are always publishing full duplex */</span>
<a name="l01531"></a>01531 
<a name="l01532"></a>01532     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01533"></a>01533                   params-&gt;phy_addr,
<a name="l01534"></a>01534                   MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01535"></a>01535                   MDIO_COMBO_IEEE0_AUTO_NEG_ADV, ieee_fc);
<a name="l01536"></a>01536     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01537"></a>01537                   params-&gt;phy_addr,
<a name="l01538"></a>01538                   MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01539"></a>01539                   MDIO_CL73_IEEEB1_AN_ADV1, &amp;val);
<a name="l01540"></a>01540     val &amp;= ~MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH;
<a name="l01541"></a>01541     val |= ((ieee_fc&lt;&lt;3) &amp; MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK);
<a name="l01542"></a>01542     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01543"></a>01543                   params-&gt;phy_addr,
<a name="l01544"></a>01544                   MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01545"></a>01545                   MDIO_CL73_IEEEB1_AN_ADV1, val);
<a name="l01546"></a>01546 }
<a name="l01547"></a>01547 
<a name="l01548"></a>01548 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_restart_autoneg(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u8 enable_cl73)
<a name="l01549"></a>01549 {
<a name="l01550"></a>01550     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01551"></a>01551     u16 mii_control;
<a name="l01552"></a>01552 
<a name="l01553"></a>01553     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_restart_autoneg\n&quot;</span>);
<a name="l01554"></a>01554     <span class="comment">/* Enable and restart BAM/CL37 aneg */</span>
<a name="l01555"></a>01555 
<a name="l01556"></a>01556     <span class="keywordflow">if</span> (enable_cl73) {
<a name="l01557"></a>01557         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01558"></a>01558                       params-&gt;phy_addr,
<a name="l01559"></a>01559                       MDIO_REG_BANK_CL73_IEEEB0,
<a name="l01560"></a>01560                       MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
<a name="l01561"></a>01561                       &amp;mii_control);
<a name="l01562"></a>01562 
<a name="l01563"></a>01563         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01564"></a>01564                 params-&gt;phy_addr,
<a name="l01565"></a>01565                 MDIO_REG_BANK_CL73_IEEEB0,
<a name="l01566"></a>01566                 MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
<a name="l01567"></a>01567                 (mii_control |
<a name="l01568"></a>01568                 MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN |
<a name="l01569"></a>01569                 MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN));
<a name="l01570"></a>01570     } <span class="keywordflow">else</span> {
<a name="l01571"></a>01571 
<a name="l01572"></a>01572         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01573"></a>01573                       params-&gt;phy_addr,
<a name="l01574"></a>01574                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01575"></a>01575                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01576"></a>01576                       &amp;mii_control);
<a name="l01577"></a>01577         DP(NETIF_MSG_LINK,
<a name="l01578"></a>01578              <span class="stringliteral">&quot;bnx2x_restart_autoneg mii_control before = 0x%x\n&quot;</span>,
<a name="l01579"></a>01579              mii_control);
<a name="l01580"></a>01580         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01581"></a>01581                       params-&gt;phy_addr,
<a name="l01582"></a>01582                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01583"></a>01583                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01584"></a>01584                       (mii_control |
<a name="l01585"></a>01585                        MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
<a name="l01586"></a>01586                        MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN));
<a name="l01587"></a>01587     }
<a name="l01588"></a>01588 }
<a name="l01589"></a>01589 
<a name="l01590"></a>01590 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_initialize_sgmii_process(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01591"></a>01591                      <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l01592"></a>01592 {
<a name="l01593"></a>01593     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01594"></a>01594     u16 control1;
<a name="l01595"></a>01595 
<a name="l01596"></a>01596     <span class="comment">/* in SGMII mode, the unicore is always slave */</span>
<a name="l01597"></a>01597 
<a name="l01598"></a>01598     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01599"></a>01599                   params-&gt;phy_addr,
<a name="l01600"></a>01600                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01601"></a>01601                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL1,
<a name="l01602"></a>01602               &amp;control1);
<a name="l01603"></a>01603     control1 |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT;
<a name="l01604"></a>01604     <span class="comment">/* set sgmii mode (and not fiber) */</span>
<a name="l01605"></a>01605     control1 &amp;= ~(MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE |
<a name="l01606"></a>01606               MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET |
<a name="l01607"></a>01607               MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE);
<a name="l01608"></a>01608     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01609"></a>01609                   params-&gt;phy_addr,
<a name="l01610"></a>01610                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01611"></a>01611                   MDIO_SERDES_DIGITAL_A_1000X_CONTROL1,
<a name="l01612"></a>01612                   control1);
<a name="l01613"></a>01613 
<a name="l01614"></a>01614     <span class="comment">/* if forced speed */</span>
<a name="l01615"></a>01615     <span class="keywordflow">if</span> (!(vars-&gt;line_speed == SPEED_AUTO_NEG)) {
<a name="l01616"></a>01616         <span class="comment">/* set speed, disable autoneg */</span>
<a name="l01617"></a>01617         u16 mii_control;
<a name="l01618"></a>01618 
<a name="l01619"></a>01619         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01620"></a>01620                       params-&gt;phy_addr,
<a name="l01621"></a>01621                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01622"></a>01622                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01623"></a>01623                       &amp;mii_control);
<a name="l01624"></a>01624         mii_control &amp;= ~(MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
<a name="l01625"></a>01625                  MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK|
<a name="l01626"></a>01626                  MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX);
<a name="l01627"></a>01627 
<a name="l01628"></a>01628         <span class="keywordflow">switch</span> (vars-&gt;line_speed) {
<a name="l01629"></a>01629         <span class="keywordflow">case</span> SPEED_100:
<a name="l01630"></a>01630             mii_control |=
<a name="l01631"></a>01631                 MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100;
<a name="l01632"></a>01632             <span class="keywordflow">break</span>;
<a name="l01633"></a>01633         <span class="keywordflow">case</span> SPEED_1000:
<a name="l01634"></a>01634             mii_control |=
<a name="l01635"></a>01635                 MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000;
<a name="l01636"></a>01636             <span class="keywordflow">break</span>;
<a name="l01637"></a>01637         <span class="keywordflow">case</span> SPEED_10:
<a name="l01638"></a>01638             <span class="comment">/* there is nothing to set for 10M */</span>
<a name="l01639"></a>01639             <span class="keywordflow">break</span>;
<a name="l01640"></a>01640         <span class="keywordflow">default</span>:
<a name="l01641"></a>01641             <span class="comment">/* invalid speed for SGMII */</span>
<a name="l01642"></a>01642             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Invalid line_speed 0x%x\n&quot;</span>,
<a name="l01643"></a>01643                   vars-&gt;line_speed);
<a name="l01644"></a>01644             <span class="keywordflow">break</span>;
<a name="l01645"></a>01645         }
<a name="l01646"></a>01646 
<a name="l01647"></a>01647         <span class="comment">/* setting the full duplex */</span>
<a name="l01648"></a>01648         <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l01649"></a>01649             mii_control |=
<a name="l01650"></a>01650                 MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX;
<a name="l01651"></a>01651         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01652"></a>01652                       params-&gt;phy_addr,
<a name="l01653"></a>01653                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01654"></a>01654                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l01655"></a>01655                       mii_control);
<a name="l01656"></a>01656 
<a name="l01657"></a>01657     } <span class="keywordflow">else</span> { <span class="comment">/* AN mode */</span>
<a name="l01658"></a>01658         <span class="comment">/* enable and restart AN */</span>
<a name="l01659"></a>01659         bnx2x_restart_autoneg(params, 0);
<a name="l01660"></a>01660     }
<a name="l01661"></a>01661 }
<a name="l01662"></a>01662 
<a name="l01663"></a>01663 
<a name="l01664"></a>01664 <span class="comment">/*</span>
<a name="l01665"></a>01665 <span class="comment"> * link management</span>
<a name="l01666"></a>01666 <span class="comment"> */</span>
<a name="l01667"></a>01667 
<a name="l01668"></a>01668 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_pause_resolve(<span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars, u32 pause_result)
<a name="l01669"></a>01669 {                       <span class="comment">/*  LD      LP   */</span>
<a name="l01670"></a>01670     <span class="keywordflow">switch</span> (pause_result) {         <span class="comment">/* ASYM P ASYM P */</span>
<a name="l01671"></a>01671     <span class="keywordflow">case</span> 0xb:                   <span class="comment">/*   1  0   1  1 */</span>
<a name="l01672"></a>01672         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_TX;
<a name="l01673"></a>01673         <span class="keywordflow">break</span>;
<a name="l01674"></a>01674 
<a name="l01675"></a>01675     <span class="keywordflow">case</span> 0xe:                   <span class="comment">/*   1  1   1  0 */</span>
<a name="l01676"></a>01676         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_RX;
<a name="l01677"></a>01677         <span class="keywordflow">break</span>;
<a name="l01678"></a>01678 
<a name="l01679"></a>01679     <span class="keywordflow">case</span> 0x5:                   <span class="comment">/*   0  1   0  1 */</span>
<a name="l01680"></a>01680     <span class="keywordflow">case</span> 0x7:                   <span class="comment">/*   0  1   1  1 */</span>
<a name="l01681"></a>01681     <span class="keywordflow">case</span> 0xd:                   <span class="comment">/*   1  1   0  1 */</span>
<a name="l01682"></a>01682     <span class="keywordflow">case</span> 0xf:                   <span class="comment">/*   1  1   1  1 */</span>
<a name="l01683"></a>01683         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_BOTH;
<a name="l01684"></a>01684         <span class="keywordflow">break</span>;
<a name="l01685"></a>01685 
<a name="l01686"></a>01686     <span class="keywordflow">default</span>:
<a name="l01687"></a>01687         <span class="keywordflow">break</span>;
<a name="l01688"></a>01688     }
<a name="l01689"></a>01689     <span class="keywordflow">if</span> (pause_result &amp; (1&lt;&lt;0))
<a name="l01690"></a>01690         vars-&gt;link_status |= LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE;
<a name="l01691"></a>01691     <span class="keywordflow">if</span> (pause_result &amp; (1&lt;&lt;1))
<a name="l01692"></a>01692         vars-&gt;link_status |= LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE;
<a name="l01693"></a>01693 }
<a name="l01694"></a>01694 
<a name="l01695"></a>01695 <span class="keyword">static</span> u8 bnx2x_ext_phy_resolve_fc(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01696"></a>01696                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l01697"></a>01697 {
<a name="l01698"></a>01698     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01699"></a>01699     u8 ext_phy_addr;
<a name="l01700"></a>01700     u16 ld_pause;       <span class="comment">/* local */</span>
<a name="l01701"></a>01701     u16 lp_pause;       <span class="comment">/* link partner */</span>
<a name="l01702"></a>01702     u16 pause_result;
<a name="l01703"></a>01703     u8 ret = 0;
<a name="l01704"></a>01704     u32 ext_phy_type;
<a name="l01705"></a>01705     u8 port = params-&gt;port;
<a name="l01706"></a>01706     ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l01707"></a>01707     ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l01708"></a>01708     <span class="comment">/* read twice */</span>
<a name="l01709"></a>01709 
<a name="l01710"></a>01710     <span class="keywordflow">if</span> (vars-&gt;autoneg &amp; AUTO_NEG_COMPLETE) {
<a name="l01711"></a>01711         ret = 1;
<a name="l01712"></a>01712         bnx2x_cl45_read(bp, port,
<a name="l01713"></a>01713                   ext_phy_type,
<a name="l01714"></a>01714                   ext_phy_addr,
<a name="l01715"></a>01715                   MDIO_AN_DEVAD,
<a name="l01716"></a>01716                   MDIO_AN_REG_ADV_PAUSE, &amp;ld_pause);
<a name="l01717"></a>01717         bnx2x_cl45_read(bp, port,
<a name="l01718"></a>01718                   ext_phy_type,
<a name="l01719"></a>01719                   ext_phy_addr,
<a name="l01720"></a>01720                   MDIO_AN_DEVAD,
<a name="l01721"></a>01721                   MDIO_AN_REG_LP_AUTO_NEG, &amp;lp_pause);
<a name="l01722"></a>01722         pause_result = (ld_pause &amp;
<a name="l01723"></a>01723                 MDIO_AN_REG_ADV_PAUSE_MASK) &gt;&gt; 8;
<a name="l01724"></a>01724         pause_result |= (lp_pause &amp;
<a name="l01725"></a>01725                  MDIO_AN_REG_ADV_PAUSE_MASK) &gt;&gt; 10;
<a name="l01726"></a>01726         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Ext PHY pause result 0x%x \n&quot;</span>,
<a name="l01727"></a>01727            pause_result);
<a name="l01728"></a>01728         bnx2x_pause_resolve(vars, pause_result);
<a name="l01729"></a>01729         <span class="keywordflow">if</span> (vars-&gt;flow_ctrl == BNX2X_FLOW_CTRL_NONE &amp;&amp;
<a name="l01730"></a>01730              ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073) {
<a name="l01731"></a>01731             bnx2x_cl45_read(bp, port,
<a name="l01732"></a>01732                       ext_phy_type,
<a name="l01733"></a>01733                       ext_phy_addr,
<a name="l01734"></a>01734                       MDIO_AN_DEVAD,
<a name="l01735"></a>01735                       MDIO_AN_REG_CL37_FC_LD, &amp;ld_pause);
<a name="l01736"></a>01736 
<a name="l01737"></a>01737             bnx2x_cl45_read(bp, port,
<a name="l01738"></a>01738                       ext_phy_type,
<a name="l01739"></a>01739                       ext_phy_addr,
<a name="l01740"></a>01740                       MDIO_AN_DEVAD,
<a name="l01741"></a>01741                       MDIO_AN_REG_CL37_FC_LP, &amp;lp_pause);
<a name="l01742"></a>01742             pause_result = (ld_pause &amp;
<a name="l01743"></a>01743                 MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) &gt;&gt; 5;
<a name="l01744"></a>01744             pause_result |= (lp_pause &amp;
<a name="l01745"></a>01745                 MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) &gt;&gt; 7;
<a name="l01746"></a>01746 
<a name="l01747"></a>01747             bnx2x_pause_resolve(vars, pause_result);
<a name="l01748"></a>01748             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Ext PHY CL37 pause result 0x%x \n&quot;</span>,
<a name="l01749"></a>01749                  pause_result);
<a name="l01750"></a>01750         }
<a name="l01751"></a>01751     }
<a name="l01752"></a>01752     <span class="keywordflow">return</span> ret;
<a name="l01753"></a>01753 }
<a name="l01754"></a>01754 
<a name="l01755"></a>01755 u8 bnx2x_direct_parallel_detect_used(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01756"></a>01756 {
<a name="l01757"></a>01757     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01758"></a>01758     u16 pd_10g, status2_1000x;
<a name="l01759"></a>01759     <span class="keywordflow">if</span> (params-&gt;req_line_speed != SPEED_AUTO_NEG)
<a name="l01760"></a>01760         <span class="keywordflow">return</span> 0;
<a name="l01761"></a>01761     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01762"></a>01762                   params-&gt;phy_addr,
<a name="l01763"></a>01763                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01764"></a>01764                   MDIO_SERDES_DIGITAL_A_1000X_STATUS2,
<a name="l01765"></a>01765                   &amp;status2_1000x);
<a name="l01766"></a>01766     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01767"></a>01767                   params-&gt;phy_addr,
<a name="l01768"></a>01768                   MDIO_REG_BANK_SERDES_DIGITAL,
<a name="l01769"></a>01769                   MDIO_SERDES_DIGITAL_A_1000X_STATUS2,
<a name="l01770"></a>01770                   &amp;status2_1000x);
<a name="l01771"></a>01771     <span class="keywordflow">if</span> (status2_1000x &amp; MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED) {
<a name="l01772"></a>01772         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;1G parallel detect link on port %d\n&quot;</span>,
<a name="l01773"></a>01773              params-&gt;port);
<a name="l01774"></a>01774         <span class="keywordflow">return</span> 1;
<a name="l01775"></a>01775     }
<a name="l01776"></a>01776 
<a name="l01777"></a>01777     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01778"></a>01778                   params-&gt;phy_addr,
<a name="l01779"></a>01779                   MDIO_REG_BANK_10G_PARALLEL_DETECT,
<a name="l01780"></a>01780                   MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS,
<a name="l01781"></a>01781                   &amp;pd_10g);
<a name="l01782"></a>01782 
<a name="l01783"></a>01783     <span class="keywordflow">if</span> (pd_10g &amp; MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK) {
<a name="l01784"></a>01784         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;10G parallel detect link on port %d\n&quot;</span>,
<a name="l01785"></a>01785              params-&gt;port);
<a name="l01786"></a>01786         <span class="keywordflow">return</span> 1;
<a name="l01787"></a>01787     }
<a name="l01788"></a>01788     <span class="keywordflow">return</span> 0;
<a name="l01789"></a>01789 }
<a name="l01790"></a>01790 
<a name="l01791"></a>01791 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_flow_ctrl_resolve(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01792"></a>01792                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l01793"></a>01793                   u32 gp_status)
<a name="l01794"></a>01794 {
<a name="l01795"></a>01795     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01796"></a>01796     u16 ld_pause;   <span class="comment">/* local driver */</span>
<a name="l01797"></a>01797     u16 lp_pause;   <span class="comment">/* link partner */</span>
<a name="l01798"></a>01798     u16 pause_result;
<a name="l01799"></a>01799 
<a name="l01800"></a>01800     vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l01801"></a>01801 
<a name="l01802"></a>01802     <span class="comment">/* resolve from gp_status in case of AN complete and not sgmii */</span>
<a name="l01803"></a>01803     <span class="keywordflow">if</span> (params-&gt;req_flow_ctrl != BNX2X_FLOW_CTRL_AUTO)
<a name="l01804"></a>01804                 vars-&gt;flow_ctrl = params-&gt;req_flow_ctrl;
<a name="l01805"></a>01805     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (params-&gt;req_line_speed != SPEED_AUTO_NEG)
<a name="l01806"></a>01806         vars-&gt;flow_ctrl = params-&gt;req_fc_auto_adv;
<a name="l01807"></a>01807     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config) !=
<a name="l01808"></a>01808          PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT)
<a name="l01809"></a>01809         bnx2x_ext_phy_resolve_fc(params, vars);
<a name="l01810"></a>01810     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((gp_status &amp; MDIO_AN_CL73_OR_37_COMPLETE) &amp;&amp;
<a name="l01811"></a>01811            (!(vars-&gt;phy_flags &amp; PHY_SGMII_FLAG))) {
<a name="l01812"></a>01812         <span class="keywordflow">if</span> (bnx2x_direct_parallel_detect_used(params)) {
<a name="l01813"></a>01813             vars-&gt;flow_ctrl = params-&gt;req_fc_auto_adv;
<a name="l01814"></a>01814             <span class="keywordflow">return</span>;
<a name="l01815"></a>01815         }
<a name="l01816"></a>01816         <span class="keywordflow">if</span> ((gp_status &amp;
<a name="l01817"></a>01817             (MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE |
<a name="l01818"></a>01818              MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE)) ==
<a name="l01819"></a>01819             (MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE |
<a name="l01820"></a>01820              MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE)) {
<a name="l01821"></a>01821 
<a name="l01822"></a>01822             CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01823"></a>01823                           params-&gt;phy_addr,
<a name="l01824"></a>01824                           MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01825"></a>01825                           MDIO_CL73_IEEEB1_AN_ADV1,
<a name="l01826"></a>01826                           &amp;ld_pause);
<a name="l01827"></a>01827             CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01828"></a>01828                          params-&gt;phy_addr,
<a name="l01829"></a>01829                          MDIO_REG_BANK_CL73_IEEEB1,
<a name="l01830"></a>01830                          MDIO_CL73_IEEEB1_AN_LP_ADV1,
<a name="l01831"></a>01831                          &amp;lp_pause);
<a name="l01832"></a>01832             pause_result = (ld_pause &amp;
<a name="l01833"></a>01833                     MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK)
<a name="l01834"></a>01834                     &gt;&gt; 8;
<a name="l01835"></a>01835             pause_result |= (lp_pause &amp;
<a name="l01836"></a>01836                     MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK)
<a name="l01837"></a>01837                     &gt;&gt; 10;
<a name="l01838"></a>01838             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;pause_result CL73 0x%x\n&quot;</span>,
<a name="l01839"></a>01839                  pause_result);
<a name="l01840"></a>01840         } <span class="keywordflow">else</span> {
<a name="l01841"></a>01841             CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01842"></a>01842                           params-&gt;phy_addr,
<a name="l01843"></a>01843                           MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01844"></a>01844                           MDIO_COMBO_IEEE0_AUTO_NEG_ADV,
<a name="l01845"></a>01845                           &amp;ld_pause);
<a name="l01846"></a>01846             CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01847"></a>01847                           params-&gt;phy_addr,
<a name="l01848"></a>01848                 MDIO_REG_BANK_COMBO_IEEE0,
<a name="l01849"></a>01849                 MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1,
<a name="l01850"></a>01850                 &amp;lp_pause);
<a name="l01851"></a>01851             pause_result = (ld_pause &amp;
<a name="l01852"></a>01852                 MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK)&gt;&gt;5;
<a name="l01853"></a>01853             pause_result |= (lp_pause &amp;
<a name="l01854"></a>01854                 MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK)&gt;&gt;7;
<a name="l01855"></a>01855             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;pause_result CL37 0x%x\n&quot;</span>,
<a name="l01856"></a>01856                  pause_result);
<a name="l01857"></a>01857         }
<a name="l01858"></a>01858         bnx2x_pause_resolve(vars, pause_result);
<a name="l01859"></a>01859     }
<a name="l01860"></a>01860     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;flow_ctrl 0x%x\n&quot;</span>, vars-&gt;flow_ctrl);
<a name="l01861"></a>01861 }
<a name="l01862"></a>01862 
<a name="l01863"></a>01863 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_check_fallback_to_cl37(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l01864"></a>01864 {
<a name="l01865"></a>01865     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01866"></a>01866     u16 rx_status, ustat_val, cl37_fsm_recieved;
<a name="l01867"></a>01867     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_check_fallback_to_cl37\n&quot;</span>);
<a name="l01868"></a>01868     <span class="comment">/* Step 1: Make sure signal is detected */</span>
<a name="l01869"></a>01869     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01870"></a>01870                   params-&gt;phy_addr,
<a name="l01871"></a>01871                   MDIO_REG_BANK_RX0,
<a name="l01872"></a>01872                   MDIO_RX0_RX_STATUS,
<a name="l01873"></a>01873                   &amp;rx_status);
<a name="l01874"></a>01874     <span class="keywordflow">if</span> ((rx_status &amp; MDIO_RX0_RX_STATUS_SIGDET) !=
<a name="l01875"></a>01875         (MDIO_RX0_RX_STATUS_SIGDET)) {
<a name="l01876"></a>01876         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Signal is not detected. Restoring CL73.&quot;</span>
<a name="l01877"></a>01877                  <span class="stringliteral">&quot;rx_status(0x80b0) = 0x%x\n&quot;</span>, rx_status);
<a name="l01878"></a>01878         CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01879"></a>01879                       params-&gt;phy_addr,
<a name="l01880"></a>01880                       MDIO_REG_BANK_CL73_IEEEB0,
<a name="l01881"></a>01881                       MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
<a name="l01882"></a>01882                       MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN);
<a name="l01883"></a>01883         <span class="keywordflow">return</span>;
<a name="l01884"></a>01884     }
<a name="l01885"></a>01885     <span class="comment">/* Step 2: Check CL73 state machine */</span>
<a name="l01886"></a>01886     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01887"></a>01887                   params-&gt;phy_addr,
<a name="l01888"></a>01888                   MDIO_REG_BANK_CL73_USERB0,
<a name="l01889"></a>01889                   MDIO_CL73_USERB0_CL73_USTAT1,
<a name="l01890"></a>01890                   &amp;ustat_val);
<a name="l01891"></a>01891     <span class="keywordflow">if</span> ((ustat_val &amp;
<a name="l01892"></a>01892          (MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK |
<a name="l01893"></a>01893           MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37)) !=
<a name="l01894"></a>01894         (MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK |
<a name="l01895"></a>01895           MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37)) {
<a name="l01896"></a>01896         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;CL73 state-machine is not stable. &quot;</span>
<a name="l01897"></a>01897                  <span class="stringliteral">&quot;ustat_val(0x8371) = 0x%x\n&quot;</span>, ustat_val);
<a name="l01898"></a>01898         <span class="keywordflow">return</span>;
<a name="l01899"></a>01899     }
<a name="l01900"></a>01900     <span class="comment">/* Step 3: Check CL37 Message Pages received to indicate LP</span>
<a name="l01901"></a>01901 <span class="comment">    supports only CL37 */</span>
<a name="l01902"></a>01902     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l01903"></a>01903                   params-&gt;phy_addr,
<a name="l01904"></a>01904                   MDIO_REG_BANK_REMOTE_PHY,
<a name="l01905"></a>01905                   MDIO_REMOTE_PHY_MISC_RX_STATUS,
<a name="l01906"></a>01906                   &amp;cl37_fsm_recieved);
<a name="l01907"></a>01907     <span class="keywordflow">if</span> ((cl37_fsm_recieved &amp;
<a name="l01908"></a>01908          (MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG |
<a name="l01909"></a>01909          MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG)) !=
<a name="l01910"></a>01910         (MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG |
<a name="l01911"></a>01911           MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG)) {
<a name="l01912"></a>01912         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;No CL37 FSM were received. &quot;</span>
<a name="l01913"></a>01913                  <span class="stringliteral">&quot;misc_rx_status(0x8330) = 0x%x\n&quot;</span>,
<a name="l01914"></a>01914              cl37_fsm_recieved);
<a name="l01915"></a>01915         <span class="keywordflow">return</span>;
<a name="l01916"></a>01916     }
<a name="l01917"></a>01917     <span class="comment">/* The combined cl37/cl73 fsm state information indicating that we are</span>
<a name="l01918"></a>01918 <span class="comment">    connected to a device which does not support cl73, but does support</span>
<a name="l01919"></a>01919 <span class="comment">    cl37 BAM. In this case we disable cl73 and restart cl37 auto-neg */</span>
<a name="l01920"></a>01920     <span class="comment">/* Disable CL73 */</span>
<a name="l01921"></a>01921     CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l01922"></a>01922                   params-&gt;phy_addr,
<a name="l01923"></a>01923                   MDIO_REG_BANK_CL73_IEEEB0,
<a name="l01924"></a>01924                   MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
<a name="l01925"></a>01925                   0);
<a name="l01926"></a>01926     <span class="comment">/* Restart CL37 autoneg */</span>
<a name="l01927"></a>01927     bnx2x_restart_autoneg(params, 0);
<a name="l01928"></a>01928     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Disabling CL73, and restarting CL37 autoneg\n&quot;</span>);
<a name="l01929"></a>01929 }
<a name="l01930"></a>01930 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_an_resolve(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l01931"></a>01931                    <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l01932"></a>01932                    u32 gp_status)
<a name="l01933"></a>01933 
<a name="l01934"></a>01934 {
<a name="l01935"></a>01935     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l01936"></a>01936     u16 val;
<a name="l01937"></a>01937     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l01938"></a>01938     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l01939"></a>01939     <span class="keywordflow">switch</span>(ext_phy_type) {
<a name="l01940"></a>01940     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l01941"></a>01941         <span class="keywordflow">if</span> (gp_status &amp; MDIO_AN_CL73_OR_37_COMPLETE) {
<a name="l01942"></a>01942             vars-&gt;autoneg |= AUTO_NEG_COMPLETE;
<a name="l01943"></a>01943             vars-&gt;link_status |=
<a name="l01944"></a>01944                 LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
<a name="l01945"></a>01945         }
<a name="l01946"></a>01946 
<a name="l01947"></a>01947         <span class="keywordflow">if</span> (bnx2x_direct_parallel_detect_used(params)) {
<a name="l01948"></a>01948             vars-&gt;autoneg |= AUTO_NEG_PARALLEL_DETECTION_USED;
<a name="l01949"></a>01949             vars-&gt;link_status |=
<a name="l01950"></a>01950                 LINK_STATUS_PARALLEL_DETECTION_USED;
<a name="l01951"></a>01951         }
<a name="l01952"></a>01952         <span class="keywordflow">break</span>;
<a name="l01953"></a>01953     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
<a name="l01954"></a>01954     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l01955"></a>01955         <span class="keywordflow">if</span> (vars-&gt;line_speed &lt; SPEED_10000) {
<a name="l01956"></a>01956             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l01957"></a>01957                       ext_phy_type,
<a name="l01958"></a>01958                       ext_phy_addr,
<a name="l01959"></a>01959                       MDIO_AN_DEVAD,
<a name="l01960"></a>01960                       MDIO_AN_REG_8481_LEGACY_MII_STATUS,
<a name="l01961"></a>01961                       &amp;val);
<a name="l01962"></a>01962             <span class="keywordflow">if</span> (val &amp; (1&lt;&lt;5)) {
<a name="l01963"></a>01963                 vars-&gt;autoneg |= AUTO_NEG_COMPLETE;
<a name="l01964"></a>01964                 vars-&gt;link_status |=
<a name="l01965"></a>01965                     LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
<a name="l01966"></a>01966             }
<a name="l01967"></a>01967             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l01968"></a>01968                       ext_phy_type,
<a name="l01969"></a>01969                       ext_phy_addr,
<a name="l01970"></a>01970                       MDIO_AN_DEVAD,
<a name="l01971"></a>01971                       MDIO_AN_REG_8481_LEGACY_AN_EXPANSION,
<a name="l01972"></a>01972                       &amp;val);
<a name="l01973"></a>01973             <span class="keywordflow">if</span> ((val &amp; (1&lt;&lt;0)) == 0) {
<a name="l01974"></a>01974                 vars-&gt;autoneg |= AUTO_NEG_PARALLEL_DETECTION_USED;
<a name="l01975"></a>01975                 vars-&gt;link_status |=
<a name="l01976"></a>01976                     LINK_STATUS_PARALLEL_DETECTION_USED;
<a name="l01977"></a>01977             }
<a name="l01978"></a>01978             <span class="keywordflow">break</span>;
<a name="l01979"></a>01979         };
<a name="l01980"></a>01980         <span class="comment">/* Else fall-through*/</span>
<a name="l01981"></a>01981     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l01982"></a>01982     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l01983"></a>01983         bnx2x_cl45_read(bp, params-&gt;port,
<a name="l01984"></a>01984                   ext_phy_type,
<a name="l01985"></a>01985                   ext_phy_addr,
<a name="l01986"></a>01986                   MDIO_AN_DEVAD,
<a name="l01987"></a>01987                   MDIO_AN_REG_STATUS, &amp;val);
<a name="l01988"></a>01988         bnx2x_cl45_read(bp, params-&gt;port,
<a name="l01989"></a>01989                   ext_phy_type,
<a name="l01990"></a>01990                   ext_phy_addr,
<a name="l01991"></a>01991                   MDIO_AN_DEVAD,
<a name="l01992"></a>01992                   MDIO_AN_REG_STATUS, &amp;val);
<a name="l01993"></a>01993         <span class="keywordflow">if</span> (val &amp; (1&lt;&lt;5)) {
<a name="l01994"></a>01994             vars-&gt;autoneg |= AUTO_NEG_COMPLETE;
<a name="l01995"></a>01995             vars-&gt;link_status |=
<a name="l01996"></a>01996                 LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
<a name="l01997"></a>01997         }
<a name="l01998"></a>01998         <span class="keywordflow">if</span> ((val &amp; (1&lt;&lt;0)) == 0) {
<a name="l01999"></a>01999             vars-&gt;autoneg |= AUTO_NEG_PARALLEL_DETECTION_USED;
<a name="l02000"></a>02000             vars-&gt;link_status |=
<a name="l02001"></a>02001                 LINK_STATUS_PARALLEL_DETECTION_USED;
<a name="l02002"></a>02002         }
<a name="l02003"></a>02003         <span class="keywordflow">break</span>;
<a name="l02004"></a>02004     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l02005"></a>02005     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l02006"></a>02006         vars-&gt;autoneg |= AUTO_NEG_COMPLETE;
<a name="l02007"></a>02007         vars-&gt;link_status |= LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
<a name="l02008"></a>02008         <span class="keywordflow">break</span>;
<a name="l02009"></a>02009     <span class="keywordflow">default</span>:
<a name="l02010"></a>02010         <span class="keywordflow">break</span>;
<a name="l02011"></a>02011     }
<a name="l02012"></a>02012     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;AN result for port %d: 0x%x\n&quot;</span>, params-&gt;port,
<a name="l02013"></a>02013          vars-&gt;autoneg);
<a name="l02014"></a>02014 }
<a name="l02015"></a>02015 
<a name="l02016"></a>02016 <span class="keyword">static</span> u8 bnx2x_link_settings_status(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l02017"></a>02017                    <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l02018"></a>02018                    u32 gp_status,
<a name="l02019"></a>02019                    u8 ext_phy_link_up)
<a name="l02020"></a>02020 {
<a name="l02021"></a>02021     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02022"></a>02022     u16 new_line_speed;
<a name="l02023"></a>02023     u8 rc = 0;
<a name="l02024"></a>02024     vars-&gt;link_status = 0;
<a name="l02025"></a>02025     vars-&gt;autoneg = 0;
<a name="l02026"></a>02026     <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_AUTO_NEG) {
<a name="l02027"></a>02027         vars-&gt;link_status |= LINK_STATUS_AUTO_NEGOTIATE_ENABLED;
<a name="l02028"></a>02028         vars-&gt;autoneg |= AUTO_NEG_ENABLED;
<a name="l02029"></a>02029     }
<a name="l02030"></a>02030     <span class="keywordflow">if</span> (gp_status &amp; MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS) {
<a name="l02031"></a>02031         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;phy link up gp_status=0x%x\n&quot;</span>,
<a name="l02032"></a>02032              gp_status);
<a name="l02033"></a>02033 
<a name="l02034"></a>02034         vars-&gt;phy_link_up = 1;
<a name="l02035"></a>02035         vars-&gt;link_status |= LINK_STATUS_LINK_UP;
<a name="l02036"></a>02036 
<a name="l02037"></a>02037         <span class="keywordflow">if</span> (gp_status &amp; MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS)
<a name="l02038"></a>02038             vars-&gt;duplex = DUPLEX_FULL;
<a name="l02039"></a>02039         <span class="keywordflow">else</span>
<a name="l02040"></a>02040             vars-&gt;duplex = DUPLEX_HALF;
<a name="l02041"></a>02041 
<a name="l02042"></a>02042         <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_AUTO_NEG)
<a name="l02043"></a>02043             bnx2x_an_resolve(params, vars, gp_status);
<a name="l02044"></a>02044 
<a name="l02045"></a>02045         bnx2x_flow_ctrl_resolve(params, vars, gp_status);
<a name="l02046"></a>02046 
<a name="l02047"></a>02047         <span class="keywordflow">switch</span> (gp_status &amp; GP_STATUS_SPEED_MASK) {
<a name="l02048"></a>02048         <span class="keywordflow">case</span> GP_STATUS_10M:
<a name="l02049"></a>02049             new_line_speed = SPEED_10;
<a name="l02050"></a>02050             <span class="keywordflow">if</span> (vars-&gt;duplex == DUPLEX_FULL)
<a name="l02051"></a>02051                 vars-&gt;link_status |= LINK_10TFD;
<a name="l02052"></a>02052             <span class="keywordflow">else</span>
<a name="l02053"></a>02053                 vars-&gt;link_status |= LINK_10THD;
<a name="l02054"></a>02054             <span class="keywordflow">break</span>;
<a name="l02055"></a>02055 
<a name="l02056"></a>02056         <span class="keywordflow">case</span> GP_STATUS_100M:
<a name="l02057"></a>02057             new_line_speed = SPEED_100;
<a name="l02058"></a>02058             <span class="keywordflow">if</span> (vars-&gt;duplex == DUPLEX_FULL)
<a name="l02059"></a>02059                 vars-&gt;link_status |= LINK_100TXFD;
<a name="l02060"></a>02060             <span class="keywordflow">else</span>
<a name="l02061"></a>02061                 vars-&gt;link_status |= LINK_100TXHD;
<a name="l02062"></a>02062             <span class="keywordflow">break</span>;
<a name="l02063"></a>02063 
<a name="l02064"></a>02064         <span class="keywordflow">case</span> GP_STATUS_1G:
<a name="l02065"></a>02065         <span class="keywordflow">case</span> GP_STATUS_1G_KX:
<a name="l02066"></a>02066             new_line_speed = SPEED_1000;
<a name="l02067"></a>02067             <span class="keywordflow">if</span> (vars-&gt;duplex == DUPLEX_FULL)
<a name="l02068"></a>02068                 vars-&gt;link_status |= LINK_1000TFD;
<a name="l02069"></a>02069             <span class="keywordflow">else</span>
<a name="l02070"></a>02070                 vars-&gt;link_status |= LINK_1000THD;
<a name="l02071"></a>02071             <span class="keywordflow">break</span>;
<a name="l02072"></a>02072 
<a name="l02073"></a>02073         <span class="keywordflow">case</span> GP_STATUS_2_5G:
<a name="l02074"></a>02074             new_line_speed = SPEED_2500;
<a name="l02075"></a>02075             <span class="keywordflow">if</span> (vars-&gt;duplex == DUPLEX_FULL)
<a name="l02076"></a>02076                 vars-&gt;link_status |= LINK_2500TFD;
<a name="l02077"></a>02077             <span class="keywordflow">else</span>
<a name="l02078"></a>02078                 vars-&gt;link_status |= LINK_2500THD;
<a name="l02079"></a>02079             <span class="keywordflow">break</span>;
<a name="l02080"></a>02080 
<a name="l02081"></a>02081         <span class="keywordflow">case</span> GP_STATUS_5G:
<a name="l02082"></a>02082         <span class="keywordflow">case</span> GP_STATUS_6G:
<a name="l02083"></a>02083             DP(NETIF_MSG_LINK,
<a name="l02084"></a>02084                  <span class="stringliteral">&quot;link speed unsupported  gp_status 0x%x\n&quot;</span>,
<a name="l02085"></a>02085                   gp_status);
<a name="l02086"></a>02086             <span class="keywordflow">return</span> -EINVAL;
<a name="l02087"></a>02087 
<a name="l02088"></a>02088         <span class="keywordflow">case</span> GP_STATUS_10G_KX4:
<a name="l02089"></a>02089         <span class="keywordflow">case</span> GP_STATUS_10G_HIG:
<a name="l02090"></a>02090         <span class="keywordflow">case</span> GP_STATUS_10G_CX4:
<a name="l02091"></a>02091             new_line_speed = SPEED_10000;
<a name="l02092"></a>02092             vars-&gt;link_status |= LINK_10GTFD;
<a name="l02093"></a>02093             <span class="keywordflow">break</span>;
<a name="l02094"></a>02094 
<a name="l02095"></a>02095         <span class="keywordflow">case</span> GP_STATUS_12G_HIG:
<a name="l02096"></a>02096             new_line_speed = SPEED_12000;
<a name="l02097"></a>02097             vars-&gt;link_status |= LINK_12GTFD;
<a name="l02098"></a>02098             <span class="keywordflow">break</span>;
<a name="l02099"></a>02099 
<a name="l02100"></a>02100         <span class="keywordflow">case</span> GP_STATUS_12_5G:
<a name="l02101"></a>02101             new_line_speed = SPEED_12500;
<a name="l02102"></a>02102             vars-&gt;link_status |= LINK_12_5GTFD;
<a name="l02103"></a>02103             <span class="keywordflow">break</span>;
<a name="l02104"></a>02104 
<a name="l02105"></a>02105         <span class="keywordflow">case</span> GP_STATUS_13G:
<a name="l02106"></a>02106             new_line_speed = SPEED_13000;
<a name="l02107"></a>02107             vars-&gt;link_status |= LINK_13GTFD;
<a name="l02108"></a>02108             <span class="keywordflow">break</span>;
<a name="l02109"></a>02109 
<a name="l02110"></a>02110         <span class="keywordflow">case</span> GP_STATUS_15G:
<a name="l02111"></a>02111             new_line_speed = SPEED_15000;
<a name="l02112"></a>02112             vars-&gt;link_status |= LINK_15GTFD;
<a name="l02113"></a>02113             <span class="keywordflow">break</span>;
<a name="l02114"></a>02114 
<a name="l02115"></a>02115         <span class="keywordflow">case</span> GP_STATUS_16G:
<a name="l02116"></a>02116             new_line_speed = SPEED_16000;
<a name="l02117"></a>02117             vars-&gt;link_status |= LINK_16GTFD;
<a name="l02118"></a>02118             <span class="keywordflow">break</span>;
<a name="l02119"></a>02119 
<a name="l02120"></a>02120         <span class="keywordflow">default</span>:
<a name="l02121"></a>02121             DP(NETIF_MSG_LINK,
<a name="l02122"></a>02122                   <span class="stringliteral">&quot;link speed unsupported gp_status 0x%x\n&quot;</span>,
<a name="l02123"></a>02123                   gp_status);
<a name="l02124"></a>02124             <span class="keywordflow">return</span> -EINVAL;
<a name="l02125"></a>02125         }
<a name="l02126"></a>02126 
<a name="l02127"></a>02127         <span class="comment">/* Upon link speed change set the NIG into drain mode.</span>
<a name="l02128"></a>02128 <span class="comment">        Comes to deals with possible FIFO glitch due to clk change</span>
<a name="l02129"></a>02129 <span class="comment">        when speed is decreased without link down indicator */</span>
<a name="l02130"></a>02130         <span class="keywordflow">if</span> (new_line_speed != vars-&gt;line_speed) {
<a name="l02131"></a>02131             <span class="keywordflow">if</span> (XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config) !=
<a name="l02132"></a>02132                  PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT &amp;&amp;
<a name="l02133"></a>02133                 ext_phy_link_up) {
<a name="l02134"></a>02134                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Internal link speed %d is&quot;</span>
<a name="l02135"></a>02135                         <span class="stringliteral">&quot; different than the external&quot;</span>
<a name="l02136"></a>02136                         <span class="stringliteral">&quot; link speed %d\n&quot;</span>, new_line_speed,
<a name="l02137"></a>02137                       vars-&gt;line_speed);
<a name="l02138"></a>02138                 vars-&gt;phy_link_up = 0;
<a name="l02139"></a>02139                 <span class="keywordflow">return</span> 0;
<a name="l02140"></a>02140             }
<a name="l02141"></a>02141             REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE
<a name="l02142"></a>02142                     + params-&gt;port*4, 0);
<a name="l02143"></a>02143             msleep(1);
<a name="l02144"></a>02144         }
<a name="l02145"></a>02145         vars-&gt;line_speed = new_line_speed;
<a name="l02146"></a>02146         <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_TX)
<a name="l02147"></a>02147             vars-&gt;link_status |=
<a name="l02148"></a>02148                 LINK_STATUS_TX_FLOW_CONTROL_ENABLED;
<a name="l02149"></a>02149 
<a name="l02150"></a>02150         <span class="keywordflow">if</span> (vars-&gt;flow_ctrl &amp; BNX2X_FLOW_CTRL_RX)
<a name="l02151"></a>02151             vars-&gt;link_status |=
<a name="l02152"></a>02152                 LINK_STATUS_RX_FLOW_CONTROL_ENABLED;
<a name="l02153"></a>02153 
<a name="l02154"></a>02154         <span class="keywordflow">if</span> (!ext_phy_link_up)
<a name="l02155"></a>02155             vars-&gt;link_status = 0;
<a name="l02156"></a>02156     } <span class="keywordflow">else</span> { <span class="comment">/* link_down */</span>
<a name="l02157"></a>02157         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;phy link down\n&quot;</span>);
<a name="l02158"></a>02158 
<a name="l02159"></a>02159         vars-&gt;phy_link_up = 0;
<a name="l02160"></a>02160 
<a name="l02161"></a>02161         vars-&gt;duplex = DUPLEX_FULL;
<a name="l02162"></a>02162         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l02163"></a>02163         vars-&gt;autoneg = AUTO_NEG_DISABLED;
<a name="l02164"></a>02164         vars-&gt;mac_type = MAC_TYPE_NONE;
<a name="l02165"></a>02165 
<a name="l02166"></a>02166         <span class="keywordflow">if</span> ((params-&gt;req_line_speed == SPEED_AUTO_NEG) &amp;&amp;
<a name="l02167"></a>02167             ((XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config) ==
<a name="l02168"></a>02168              PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT))) {
<a name="l02169"></a>02169             <span class="comment">/* Check signal is detected */</span>
<a name="l02170"></a>02170             bnx2x_check_fallback_to_cl37(params);
<a name="l02171"></a>02171         }
<a name="l02172"></a>02172     }
<a name="l02173"></a>02173 
<a name="l02174"></a>02174     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;gp_status 0x%x  phy_link_up %x line_speed %x \n&quot;</span>,
<a name="l02175"></a>02175          gp_status, vars-&gt;phy_link_up, vars-&gt;line_speed);
<a name="l02176"></a>02176     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;duplex %x  flow_ctrl 0x%x&quot;</span>
<a name="l02177"></a>02177          <span class="stringliteral">&quot; autoneg 0x%x\n&quot;</span>,
<a name="l02178"></a>02178          vars-&gt;duplex,
<a name="l02179"></a>02179          vars-&gt;flow_ctrl, vars-&gt;autoneg);
<a name="l02180"></a>02180     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;link_status 0x%x\n&quot;</span>, vars-&gt;link_status);
<a name="l02181"></a>02181 
<a name="l02182"></a>02182     <span class="keywordflow">return</span> rc;
<a name="l02183"></a>02183 }
<a name="l02184"></a>02184 
<a name="l02185"></a>02185 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_gmii_tx_driver(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l02186"></a>02186 {
<a name="l02187"></a>02187     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02188"></a>02188     u16 lp_up2;
<a name="l02189"></a>02189     u16 tx_driver;
<a name="l02190"></a>02190     u16 bank;
<a name="l02191"></a>02191 
<a name="l02192"></a>02192     <span class="comment">/* read precomp */</span>
<a name="l02193"></a>02193     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l02194"></a>02194                   params-&gt;phy_addr,
<a name="l02195"></a>02195                   MDIO_REG_BANK_OVER_1G,
<a name="l02196"></a>02196                   MDIO_OVER_1G_LP_UP2, &amp;lp_up2);
<a name="l02197"></a>02197 
<a name="l02198"></a>02198     <span class="comment">/* bits [10:7] at lp_up2, positioned at [15:12] */</span>
<a name="l02199"></a>02199     lp_up2 = (((lp_up2 &amp; MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK) &gt;&gt;
<a name="l02200"></a>02200            MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT) &lt;&lt;
<a name="l02201"></a>02201           MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT);
<a name="l02202"></a>02202 
<a name="l02203"></a>02203     <span class="keywordflow">if</span> (lp_up2 == 0)
<a name="l02204"></a>02204         <span class="keywordflow">return</span>;
<a name="l02205"></a>02205 
<a name="l02206"></a>02206     <span class="keywordflow">for</span> (bank = MDIO_REG_BANK_TX0; bank &lt;= MDIO_REG_BANK_TX3;
<a name="l02207"></a>02207           bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0)) {
<a name="l02208"></a>02208         CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l02209"></a>02209                       params-&gt;phy_addr,
<a name="l02210"></a>02210                       bank,
<a name="l02211"></a>02211                       MDIO_TX0_TX_DRIVER, &amp;tx_driver);
<a name="l02212"></a>02212 
<a name="l02213"></a>02213         <span class="comment">/* replace tx_driver bits [15:12] */</span>
<a name="l02214"></a>02214         <span class="keywordflow">if</span> (lp_up2 !=
<a name="l02215"></a>02215             (tx_driver &amp; MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK)) {
<a name="l02216"></a>02216             tx_driver &amp;= ~MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK;
<a name="l02217"></a>02217             tx_driver |= lp_up2;
<a name="l02218"></a>02218             CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l02219"></a>02219                           params-&gt;phy_addr,
<a name="l02220"></a>02220                           bank,
<a name="l02221"></a>02221                           MDIO_TX0_TX_DRIVER, tx_driver);
<a name="l02222"></a>02222         }
<a name="l02223"></a>02223     }
<a name="l02224"></a>02224 }
<a name="l02225"></a>02225 
<a name="l02226"></a>02226 <span class="keyword">static</span> u8 bnx2x_emac_program(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l02227"></a>02227                u32 line_speed, u32 duplex)
<a name="l02228"></a>02228 {
<a name="l02229"></a>02229     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02230"></a>02230     u8 port = params-&gt;port;
<a name="l02231"></a>02231     u16 mode = 0;
<a name="l02232"></a>02232 
<a name="l02233"></a>02233     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;setting link speed &amp; duplex\n&quot;</span>);
<a name="l02234"></a>02234     bnx2x_bits_dis(bp, GRCBASE_EMAC0 + port*0x400 +
<a name="l02235"></a>02235              EMAC_REG_EMAC_MODE,
<a name="l02236"></a>02236              (EMAC_MODE_25G_MODE |
<a name="l02237"></a>02237              EMAC_MODE_PORT_MII_10M |
<a name="l02238"></a>02238              EMAC_MODE_HALF_DUPLEX));
<a name="l02239"></a>02239     <span class="keywordflow">switch</span> (line_speed) {
<a name="l02240"></a>02240     <span class="keywordflow">case</span> SPEED_10:
<a name="l02241"></a>02241         mode |= EMAC_MODE_PORT_MII_10M;
<a name="l02242"></a>02242         <span class="keywordflow">break</span>;
<a name="l02243"></a>02243 
<a name="l02244"></a>02244     <span class="keywordflow">case</span> SPEED_100:
<a name="l02245"></a>02245         mode |= EMAC_MODE_PORT_MII;
<a name="l02246"></a>02246         <span class="keywordflow">break</span>;
<a name="l02247"></a>02247 
<a name="l02248"></a>02248     <span class="keywordflow">case</span> SPEED_1000:
<a name="l02249"></a>02249         mode |= EMAC_MODE_PORT_GMII;
<a name="l02250"></a>02250         <span class="keywordflow">break</span>;
<a name="l02251"></a>02251 
<a name="l02252"></a>02252     <span class="keywordflow">case</span> SPEED_2500:
<a name="l02253"></a>02253         mode |= (EMAC_MODE_25G_MODE | EMAC_MODE_PORT_GMII);
<a name="l02254"></a>02254         <span class="keywordflow">break</span>;
<a name="l02255"></a>02255 
<a name="l02256"></a>02256     <span class="keywordflow">default</span>:
<a name="l02257"></a>02257         <span class="comment">/* 10G not valid for EMAC */</span>
<a name="l02258"></a>02258         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Invalid line_speed 0x%x\n&quot;</span>, line_speed);
<a name="l02259"></a>02259         <span class="keywordflow">return</span> -EINVAL;
<a name="l02260"></a>02260     }
<a name="l02261"></a>02261 
<a name="l02262"></a>02262     <span class="keywordflow">if</span> (duplex == DUPLEX_HALF)
<a name="l02263"></a>02263         mode |= EMAC_MODE_HALF_DUPLEX;
<a name="l02264"></a>02264     bnx2x_bits_en(bp,
<a name="l02265"></a>02265             GRCBASE_EMAC0 + port*0x400 + EMAC_REG_EMAC_MODE,
<a name="l02266"></a>02266             mode);
<a name="l02267"></a>02267 
<a name="l02268"></a>02268     bnx2x_set_led(params, LED_MODE_OPER, line_speed);
<a name="l02269"></a>02269     <span class="keywordflow">return</span> 0;
<a name="l02270"></a>02270 }
<a name="l02271"></a>02271 
<a name="l02272"></a>02272 <span class="comment">/*****************************************************************************/</span>
<a name="l02273"></a>02273 <span class="comment">/*                   External Phy section                    */</span>
<a name="l02274"></a>02274 <span class="comment">/*****************************************************************************/</span>
<a name="l02275"></a>02275 <span class="keywordtype">void</span> bnx2x_ext_phy_hw_reset(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port)
<a name="l02276"></a>02276 {
<a name="l02277"></a>02277     bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_1,
<a name="l02278"></a>02278                MISC_REGISTERS_GPIO_OUTPUT_LOW, port);
<a name="l02279"></a>02279     msleep(1);
<a name="l02280"></a>02280     bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_1,
<a name="l02281"></a>02281               MISC_REGISTERS_GPIO_OUTPUT_HIGH, port);
<a name="l02282"></a>02282 }
<a name="l02283"></a>02283 
<a name="l02284"></a>02284 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_ext_phy_reset(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l02285"></a>02285                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a>   *vars)
<a name="l02286"></a>02286 {
<a name="l02287"></a>02287     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02288"></a>02288     u32 ext_phy_type;
<a name="l02289"></a>02289     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02290"></a>02290 
<a name="l02291"></a>02291     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Port %x: bnx2x_ext_phy_reset\n&quot;</span>, params-&gt;port);
<a name="l02292"></a>02292     ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02293"></a>02293     <span class="comment">/* The PHY reset is controled by GPIO 1</span>
<a name="l02294"></a>02294 <span class="comment">     * Give it 1ms of reset pulse</span>
<a name="l02295"></a>02295 <span class="comment">     */</span>
<a name="l02296"></a>02296     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l02297"></a>02297 
<a name="l02298"></a>02298         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l02299"></a>02299         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l02300"></a>02300             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS Direct\n&quot;</span>);
<a name="l02301"></a>02301             <span class="keywordflow">break</span>;
<a name="l02302"></a>02302 
<a name="l02303"></a>02303         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
<a name="l02304"></a>02304         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
<a name="l02305"></a>02305             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8705/8706\n&quot;</span>);
<a name="l02306"></a>02306 
<a name="l02307"></a>02307             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02308"></a>02308             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02309"></a>02309                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02310"></a>02310                       params-&gt;port);
<a name="l02311"></a>02311 
<a name="l02312"></a>02312             <span class="comment">/* HW reset */</span>
<a name="l02313"></a>02313             bnx2x_ext_phy_hw_reset(bp, params-&gt;port);
<a name="l02314"></a>02314 
<a name="l02315"></a>02315             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l02316"></a>02316                        ext_phy_type,
<a name="l02317"></a>02317                        ext_phy_addr,
<a name="l02318"></a>02318                        MDIO_PMA_DEVAD,
<a name="l02319"></a>02319                        MDIO_PMA_REG_CTRL, 0xa040);
<a name="l02320"></a>02320             <span class="keywordflow">break</span>;
<a name="l02321"></a>02321 
<a name="l02322"></a>02322         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l02323"></a>02323             <span class="keywordflow">break</span>;
<a name="l02324"></a>02324 
<a name="l02325"></a>02325         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l02326"></a>02326 
<a name="l02327"></a>02327             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02328"></a>02328             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02329"></a>02329                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02330"></a>02330                       params-&gt;port);
<a name="l02331"></a>02331 
<a name="l02332"></a>02332             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_1,
<a name="l02333"></a>02333                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02334"></a>02334                       params-&gt;port);
<a name="l02335"></a>02335 
<a name="l02336"></a>02336             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l02337"></a>02337                        ext_phy_type,
<a name="l02338"></a>02338                        ext_phy_addr,
<a name="l02339"></a>02339                        MDIO_PMA_DEVAD,
<a name="l02340"></a>02340                        MDIO_PMA_REG_CTRL,
<a name="l02341"></a>02341                        1&lt;&lt;15);
<a name="l02342"></a>02342             <span class="keywordflow">break</span>;
<a name="l02343"></a>02343 
<a name="l02344"></a>02344         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l02345"></a>02345             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8072\n&quot;</span>);
<a name="l02346"></a>02346 
<a name="l02347"></a>02347             <span class="comment">/* Unset Low Power Mode and SW reset */</span>
<a name="l02348"></a>02348             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02349"></a>02349             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02350"></a>02350                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02351"></a>02351                       params-&gt;port);
<a name="l02352"></a>02352 
<a name="l02353"></a>02353             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l02354"></a>02354                        ext_phy_type,
<a name="l02355"></a>02355                        ext_phy_addr,
<a name="l02356"></a>02356                        MDIO_PMA_DEVAD,
<a name="l02357"></a>02357                        MDIO_PMA_REG_CTRL,
<a name="l02358"></a>02358                        1&lt;&lt;15);
<a name="l02359"></a>02359             <span class="keywordflow">break</span>;
<a name="l02360"></a>02360 
<a name="l02361"></a>02361         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l02362"></a>02362             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8073\n&quot;</span>);
<a name="l02363"></a>02363 
<a name="l02364"></a>02364             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02365"></a>02365             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02366"></a>02366                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02367"></a>02367                       params-&gt;port);
<a name="l02368"></a>02368 
<a name="l02369"></a>02369             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_1,
<a name="l02370"></a>02370                        MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02371"></a>02371                       params-&gt;port);
<a name="l02372"></a>02372             <span class="keywordflow">break</span>;
<a name="l02373"></a>02373 
<a name="l02374"></a>02374         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l02375"></a>02375             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS SFX7101\n&quot;</span>);
<a name="l02376"></a>02376 
<a name="l02377"></a>02377             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02378"></a>02378             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02379"></a>02379                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02380"></a>02380                       params-&gt;port);
<a name="l02381"></a>02381 
<a name="l02382"></a>02382             <span class="comment">/* HW reset */</span>
<a name="l02383"></a>02383             bnx2x_ext_phy_hw_reset(bp, params-&gt;port);
<a name="l02384"></a>02384             <span class="keywordflow">break</span>;
<a name="l02385"></a>02385 
<a name="l02386"></a>02386         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
<a name="l02387"></a>02387             <span class="comment">/* Restore normal power mode*/</span>
<a name="l02388"></a>02388             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l02389"></a>02389                       MISC_REGISTERS_GPIO_OUTPUT_HIGH,
<a name="l02390"></a>02390                       params-&gt;port);
<a name="l02391"></a>02391 
<a name="l02392"></a>02392             <span class="comment">/* HW reset */</span>
<a name="l02393"></a>02393             bnx2x_ext_phy_hw_reset(bp, params-&gt;port);
<a name="l02394"></a>02394 
<a name="l02395"></a>02395             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l02396"></a>02396                        ext_phy_type,
<a name="l02397"></a>02397                        ext_phy_addr,
<a name="l02398"></a>02398                        MDIO_PMA_DEVAD,
<a name="l02399"></a>02399                        MDIO_PMA_REG_CTRL,
<a name="l02400"></a>02400                        1&lt;&lt;15);
<a name="l02401"></a>02401             <span class="keywordflow">break</span>;
<a name="l02402"></a>02402         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l02403"></a>02403             <span class="keywordflow">break</span>;
<a name="l02404"></a>02404         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
<a name="l02405"></a>02405             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS PHY Failure detected\n&quot;</span>);
<a name="l02406"></a>02406             <span class="keywordflow">break</span>;
<a name="l02407"></a>02407 
<a name="l02408"></a>02408         <span class="keywordflow">default</span>:
<a name="l02409"></a>02409             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BAD XGXS ext_phy_config 0x%x\n&quot;</span>,
<a name="l02410"></a>02410                params-&gt;ext_phy_config);
<a name="l02411"></a>02411             <span class="keywordflow">break</span>;
<a name="l02412"></a>02412         }
<a name="l02413"></a>02413 
<a name="l02414"></a>02414     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l02415"></a>02415         ext_phy_type = SERDES_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02416"></a>02416         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l02417"></a>02417         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT:
<a name="l02418"></a>02418             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes Direct\n&quot;</span>);
<a name="l02419"></a>02419             <span class="keywordflow">break</span>;
<a name="l02420"></a>02420 
<a name="l02421"></a>02421         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482:
<a name="l02422"></a>02422             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes 5482\n&quot;</span>);
<a name="l02423"></a>02423             bnx2x_ext_phy_hw_reset(bp, params-&gt;port);
<a name="l02424"></a>02424             <span class="keywordflow">break</span>;
<a name="l02425"></a>02425 
<a name="l02426"></a>02426         <span class="keywordflow">default</span>:
<a name="l02427"></a>02427             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BAD SerDes ext_phy_config 0x%x\n&quot;</span>,
<a name="l02428"></a>02428                  params-&gt;ext_phy_config);
<a name="l02429"></a>02429             <span class="keywordflow">break</span>;
<a name="l02430"></a>02430         }
<a name="l02431"></a>02431     }
<a name="l02432"></a>02432 }
<a name="l02433"></a>02433 
<a name="l02434"></a>02434 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_save_spirom_version(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02435"></a>02435                     u32 shmem_base, u32 spirom_ver)
<a name="l02436"></a>02436 {
<a name="l02437"></a>02437     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;FW version 0x%x:0x%x for port %d\n&quot;</span>,
<a name="l02438"></a>02438          (u16)(spirom_ver&gt;&gt;16), (u16)spirom_ver, port);
<a name="l02439"></a>02439     REG_WR(bp, shmem_base +
<a name="l02440"></a>02440            offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l02441"></a>02441                 port_mb[port].ext_phy_fw_version),
<a name="l02442"></a>02442             spirom_ver);
<a name="l02443"></a>02443 }
<a name="l02444"></a>02444 
<a name="l02445"></a>02445 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_save_bcm_spirom_ver(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02446"></a>02446                     u32 ext_phy_type, u8 ext_phy_addr,
<a name="l02447"></a>02447                     u32 shmem_base)
<a name="l02448"></a>02448 {
<a name="l02449"></a>02449     u16 fw_ver1, fw_ver2;
<a name="l02450"></a>02450 
<a name="l02451"></a>02451     bnx2x_cl45_read(bp, port, ext_phy_type, ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02452"></a>02452               MDIO_PMA_REG_ROM_VER1, &amp;fw_ver1);
<a name="l02453"></a>02453     bnx2x_cl45_read(bp, port, ext_phy_type, ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02454"></a>02454               MDIO_PMA_REG_ROM_VER2, &amp;fw_ver2);
<a name="l02455"></a>02455     bnx2x_save_spirom_version(bp, port, shmem_base,
<a name="l02456"></a>02456                 (u32)(fw_ver1&lt;&lt;16 | fw_ver2));
<a name="l02457"></a>02457 }
<a name="l02458"></a>02458 
<a name="l02459"></a>02459 
<a name="l02460"></a>02460 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_save_8481_spirom_version(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02461"></a>02461                      u8 ext_phy_addr, u32 shmem_base)
<a name="l02462"></a>02462 {
<a name="l02463"></a>02463     u16 val, fw_ver1, fw_ver2, cnt;
<a name="l02464"></a>02464     <span class="comment">/* For the 32 bits registers in 8481, access via MDIO2ARM interface.*/</span>
<a name="l02465"></a>02465     <span class="comment">/* (1) set register 0xc200_0014(SPI_BRIDGE_CTRL_2) to 0x03000000 */</span>
<a name="l02466"></a>02466     bnx2x_cl45_write(bp, port,
<a name="l02467"></a>02467                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02468"></a>02468                ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02469"></a>02469                0xA819, 0x0014);
<a name="l02470"></a>02470     bnx2x_cl45_write(bp, port,
<a name="l02471"></a>02471                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02472"></a>02472                ext_phy_addr,
<a name="l02473"></a>02473                MDIO_PMA_DEVAD,
<a name="l02474"></a>02474                0xA81A,
<a name="l02475"></a>02475                0xc200);
<a name="l02476"></a>02476     bnx2x_cl45_write(bp, port,
<a name="l02477"></a>02477                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02478"></a>02478                ext_phy_addr,
<a name="l02479"></a>02479                MDIO_PMA_DEVAD,
<a name="l02480"></a>02480                0xA81B,
<a name="l02481"></a>02481                0x0000);
<a name="l02482"></a>02482     bnx2x_cl45_write(bp, port,
<a name="l02483"></a>02483                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02484"></a>02484                ext_phy_addr,
<a name="l02485"></a>02485                MDIO_PMA_DEVAD,
<a name="l02486"></a>02486                0xA81C,
<a name="l02487"></a>02487                0x0300);
<a name="l02488"></a>02488     bnx2x_cl45_write(bp, port,
<a name="l02489"></a>02489                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02490"></a>02490                ext_phy_addr,
<a name="l02491"></a>02491                MDIO_PMA_DEVAD,
<a name="l02492"></a>02492                0xA817,
<a name="l02493"></a>02493                0x0009);
<a name="l02494"></a>02494 
<a name="l02495"></a>02495     <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 100; cnt++) {
<a name="l02496"></a>02496         bnx2x_cl45_read(bp, port,
<a name="l02497"></a>02497                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02498"></a>02498                   ext_phy_addr,
<a name="l02499"></a>02499                   MDIO_PMA_DEVAD,
<a name="l02500"></a>02500                   0xA818,
<a name="l02501"></a>02501                   &amp;val);
<a name="l02502"></a>02502         <span class="keywordflow">if</span> (val &amp; 1)
<a name="l02503"></a>02503             <span class="keywordflow">break</span>;
<a name="l02504"></a>02504         udelay(5);
<a name="l02505"></a>02505     }
<a name="l02506"></a>02506     <span class="keywordflow">if</span> (cnt == 100) {
<a name="l02507"></a>02507         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Unable to read 8481 phy fw version(1)\n&quot;</span>);
<a name="l02508"></a>02508         bnx2x_save_spirom_version(bp, port,
<a name="l02509"></a>02509                     shmem_base, 0);
<a name="l02510"></a>02510         <span class="keywordflow">return</span>;
<a name="l02511"></a>02511     }
<a name="l02512"></a>02512 
<a name="l02513"></a>02513 
<a name="l02514"></a>02514     <span class="comment">/* 2) read register 0xc200_0000 (SPI_FW_STATUS) */</span>
<a name="l02515"></a>02515     bnx2x_cl45_write(bp, port,
<a name="l02516"></a>02516                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02517"></a>02517                ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02518"></a>02518                0xA819, 0x0000);
<a name="l02519"></a>02519     bnx2x_cl45_write(bp, port,
<a name="l02520"></a>02520                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02521"></a>02521                ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02522"></a>02522                0xA81A, 0xc200);
<a name="l02523"></a>02523     bnx2x_cl45_write(bp, port,
<a name="l02524"></a>02524                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02525"></a>02525                ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l02526"></a>02526                0xA817, 0x000A);
<a name="l02527"></a>02527     <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 100; cnt++) {
<a name="l02528"></a>02528         bnx2x_cl45_read(bp, port,
<a name="l02529"></a>02529                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02530"></a>02530                   ext_phy_addr,
<a name="l02531"></a>02531                   MDIO_PMA_DEVAD,
<a name="l02532"></a>02532                   0xA818,
<a name="l02533"></a>02533                   &amp;val);
<a name="l02534"></a>02534         <span class="keywordflow">if</span> (val &amp; 1)
<a name="l02535"></a>02535             <span class="keywordflow">break</span>;
<a name="l02536"></a>02536         udelay(5);
<a name="l02537"></a>02537     }
<a name="l02538"></a>02538     <span class="keywordflow">if</span> (cnt == 100) {
<a name="l02539"></a>02539         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Unable to read 8481 phy fw version(2)\n&quot;</span>);
<a name="l02540"></a>02540         bnx2x_save_spirom_version(bp, port,
<a name="l02541"></a>02541                     shmem_base, 0);
<a name="l02542"></a>02542         <span class="keywordflow">return</span>;
<a name="l02543"></a>02543     }
<a name="l02544"></a>02544 
<a name="l02545"></a>02545     <span class="comment">/* lower 16 bits of the register SPI_FW_STATUS */</span>
<a name="l02546"></a>02546     bnx2x_cl45_read(bp, port,
<a name="l02547"></a>02547               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02548"></a>02548               ext_phy_addr,
<a name="l02549"></a>02549               MDIO_PMA_DEVAD,
<a name="l02550"></a>02550               0xA81B,
<a name="l02551"></a>02551               &amp;fw_ver1);
<a name="l02552"></a>02552     <span class="comment">/* upper 16 bits of register SPI_FW_STATUS */</span>
<a name="l02553"></a>02553     bnx2x_cl45_read(bp, port,
<a name="l02554"></a>02554               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l02555"></a>02555               ext_phy_addr,
<a name="l02556"></a>02556               MDIO_PMA_DEVAD,
<a name="l02557"></a>02557               0xA81C,
<a name="l02558"></a>02558               &amp;fw_ver2);
<a name="l02559"></a>02559 
<a name="l02560"></a>02560     bnx2x_save_spirom_version(bp, port,
<a name="l02561"></a>02561                 shmem_base, (fw_ver2&lt;&lt;16) | fw_ver1);
<a name="l02562"></a>02562 }
<a name="l02563"></a>02563 
<a name="l02564"></a>02564 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8072_external_rom_boot(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l02565"></a>02565 {
<a name="l02566"></a>02566     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02567"></a>02567     u8 port = params-&gt;port;
<a name="l02568"></a>02568     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02569"></a>02569     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02570"></a>02570 
<a name="l02571"></a>02571     <span class="comment">/* Need to wait 200ms after reset */</span>
<a name="l02572"></a>02572     msleep(200);
<a name="l02573"></a>02573     <span class="comment">/* Boot port from external ROM</span>
<a name="l02574"></a>02574 <span class="comment">     * Set ser_boot_ctl bit in the MISC_CTRL1 register</span>
<a name="l02575"></a>02575 <span class="comment">     */</span>
<a name="l02576"></a>02576     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02577"></a>02577                 MDIO_PMA_DEVAD,
<a name="l02578"></a>02578                 MDIO_PMA_REG_MISC_CTRL1, 0x0001);
<a name="l02579"></a>02579 
<a name="l02580"></a>02580     <span class="comment">/* Reset internal microprocessor */</span>
<a name="l02581"></a>02581     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02582"></a>02582               MDIO_PMA_DEVAD,
<a name="l02583"></a>02583               MDIO_PMA_REG_GEN_CTRL,
<a name="l02584"></a>02584               MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
<a name="l02585"></a>02585     <span class="comment">/* set micro reset = 0 */</span>
<a name="l02586"></a>02586     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02587"></a>02587                 MDIO_PMA_DEVAD,
<a name="l02588"></a>02588                 MDIO_PMA_REG_GEN_CTRL,
<a name="l02589"></a>02589                 MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET);
<a name="l02590"></a>02590     <span class="comment">/* Reset internal microprocessor */</span>
<a name="l02591"></a>02591     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02592"></a>02592               MDIO_PMA_DEVAD,
<a name="l02593"></a>02593               MDIO_PMA_REG_GEN_CTRL,
<a name="l02594"></a>02594               MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
<a name="l02595"></a>02595     <span class="comment">/* wait for 100ms for code download via SPI port */</span>
<a name="l02596"></a>02596     msleep(100);
<a name="l02597"></a>02597 
<a name="l02598"></a>02598     <span class="comment">/* Clear ser_boot_ctl bit */</span>
<a name="l02599"></a>02599     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02600"></a>02600                 MDIO_PMA_DEVAD,
<a name="l02601"></a>02601                 MDIO_PMA_REG_MISC_CTRL1, 0x0000);
<a name="l02602"></a>02602     <span class="comment">/* Wait 100ms */</span>
<a name="l02603"></a>02603     msleep(100);
<a name="l02604"></a>02604 
<a name="l02605"></a>02605     bnx2x_save_bcm_spirom_ver(bp, port,
<a name="l02606"></a>02606                 ext_phy_type,
<a name="l02607"></a>02607                 ext_phy_addr,
<a name="l02608"></a>02608                 params-&gt;shmem_base);
<a name="l02609"></a>02609 }
<a name="l02610"></a>02610 
<a name="l02611"></a>02611 <span class="keyword">static</span> u8 bnx2x_8073_is_snr_needed(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l02612"></a>02612 {
<a name="l02613"></a>02613     <span class="comment">/* This is only required for 8073A1, version 102 only */</span>
<a name="l02614"></a>02614 
<a name="l02615"></a>02615     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02616"></a>02616     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02617"></a>02617     u16 val;
<a name="l02618"></a>02618 
<a name="l02619"></a>02619     <span class="comment">/* Read 8073 HW revision*/</span>
<a name="l02620"></a>02620     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l02621"></a>02621               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02622"></a>02622               ext_phy_addr,
<a name="l02623"></a>02623               MDIO_PMA_DEVAD,
<a name="l02624"></a>02624               MDIO_PMA_REG_8073_CHIP_REV, &amp;val);
<a name="l02625"></a>02625 
<a name="l02626"></a>02626     <span class="keywordflow">if</span> (val != 1) {
<a name="l02627"></a>02627         <span class="comment">/* No need to workaround in 8073 A1 */</span>
<a name="l02628"></a>02628         <span class="keywordflow">return</span> 0;
<a name="l02629"></a>02629     }
<a name="l02630"></a>02630 
<a name="l02631"></a>02631     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l02632"></a>02632               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02633"></a>02633               ext_phy_addr,
<a name="l02634"></a>02634               MDIO_PMA_DEVAD,
<a name="l02635"></a>02635               MDIO_PMA_REG_ROM_VER2, &amp;val);
<a name="l02636"></a>02636 
<a name="l02637"></a>02637     <span class="comment">/* SNR should be applied only for version 0x102 */</span>
<a name="l02638"></a>02638     <span class="keywordflow">if</span> (val != 0x102)
<a name="l02639"></a>02639         <span class="keywordflow">return</span> 0;
<a name="l02640"></a>02640 
<a name="l02641"></a>02641     <span class="keywordflow">return</span> 1;
<a name="l02642"></a>02642 }
<a name="l02643"></a>02643 
<a name="l02644"></a>02644 <span class="keyword">static</span> u8 bnx2x_bcm8073_xaui_wa(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l02645"></a>02645 {
<a name="l02646"></a>02646     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02647"></a>02647     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02648"></a>02648     u16 val, cnt, cnt1 ;
<a name="l02649"></a>02649 
<a name="l02650"></a>02650     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l02651"></a>02651               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02652"></a>02652               ext_phy_addr,
<a name="l02653"></a>02653               MDIO_PMA_DEVAD,
<a name="l02654"></a>02654               MDIO_PMA_REG_8073_CHIP_REV, &amp;val);
<a name="l02655"></a>02655 
<a name="l02656"></a>02656     <span class="keywordflow">if</span> (val &gt; 0) {
<a name="l02657"></a>02657         <span class="comment">/* No need to workaround in 8073 A1 */</span>
<a name="l02658"></a>02658         <span class="keywordflow">return</span> 0;
<a name="l02659"></a>02659     }
<a name="l02660"></a>02660     <span class="comment">/* XAUI workaround in 8073 A0: */</span>
<a name="l02661"></a>02661 
<a name="l02662"></a>02662     <span class="comment">/* After loading the boot ROM and restarting Autoneg,</span>
<a name="l02663"></a>02663 <span class="comment">    poll Dev1, Reg $C820: */</span>
<a name="l02664"></a>02664 
<a name="l02665"></a>02665     <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 1000; cnt++) {
<a name="l02666"></a>02666         bnx2x_cl45_read(bp, params-&gt;port,
<a name="l02667"></a>02667                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02668"></a>02668                   ext_phy_addr,
<a name="l02669"></a>02669                   MDIO_PMA_DEVAD,
<a name="l02670"></a>02670                   MDIO_PMA_REG_8073_SPEED_LINK_STATUS,
<a name="l02671"></a>02671                   &amp;val);
<a name="l02672"></a>02672           <span class="comment">/* If bit [14] = 0 or bit [13] = 0, continue on with</span>
<a name="l02673"></a>02673 <span class="comment">           system initialization (XAUI work-around not required,</span>
<a name="l02674"></a>02674 <span class="comment">            as these bits indicate 2.5G or 1G link up). */</span>
<a name="l02675"></a>02675         <span class="keywordflow">if</span> (!(val &amp; (1&lt;&lt;14)) || !(val &amp; (1&lt;&lt;13))) {
<a name="l02676"></a>02676             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XAUI work-around not required\n&quot;</span>);
<a name="l02677"></a>02677             <span class="keywordflow">return</span> 0;
<a name="l02678"></a>02678         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(val &amp; (1&lt;&lt;15))) {
<a name="l02679"></a>02679             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;clc bit 15 went off\n&quot;</span>);
<a name="l02680"></a>02680              <span class="comment">/* If bit 15 is 0, then poll Dev1, Reg $C841 until</span>
<a name="l02681"></a>02681 <span class="comment">              it&#39;s MSB (bit 15) goes to 1 (indicating that the</span>
<a name="l02682"></a>02682 <span class="comment">              XAUI workaround has completed),</span>
<a name="l02683"></a>02683 <span class="comment">              then continue on with system initialization.*/</span>
<a name="l02684"></a>02684             <span class="keywordflow">for</span> (cnt1 = 0; cnt1 &lt; 1000; cnt1++) {
<a name="l02685"></a>02685                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l02686"></a>02686                     PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02687"></a>02687                     ext_phy_addr,
<a name="l02688"></a>02688                     MDIO_PMA_DEVAD,
<a name="l02689"></a>02689                     MDIO_PMA_REG_8073_XAUI_WA, &amp;val);
<a name="l02690"></a>02690                 <span class="keywordflow">if</span> (val &amp; (1&lt;&lt;15)) {
<a name="l02691"></a>02691                     DP(NETIF_MSG_LINK,
<a name="l02692"></a>02692                       <span class="stringliteral">&quot;XAUI workaround has completed\n&quot;</span>);
<a name="l02693"></a>02693                     <span class="keywordflow">return</span> 0;
<a name="l02694"></a>02694                  }
<a name="l02695"></a>02695                  msleep(3);
<a name="l02696"></a>02696             }
<a name="l02697"></a>02697             <span class="keywordflow">break</span>;
<a name="l02698"></a>02698         }
<a name="l02699"></a>02699         msleep(3);
<a name="l02700"></a>02700     }
<a name="l02701"></a>02701     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Warning: XAUI work-around timeout !!!\n&quot;</span>);
<a name="l02702"></a>02702     <span class="keywordflow">return</span> -EINVAL;
<a name="l02703"></a>02703 }
<a name="l02704"></a>02704 
<a name="l02705"></a>02705 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8073_bcm8727_external_rom_boot(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02706"></a>02706                           u8 ext_phy_addr,
<a name="l02707"></a>02707                           u32 ext_phy_type,
<a name="l02708"></a>02708                           u32 shmem_base)
<a name="l02709"></a>02709 {
<a name="l02710"></a>02710     <span class="comment">/* Boot port from external ROM  */</span>
<a name="l02711"></a>02711     <span class="comment">/* EDC grst */</span>
<a name="l02712"></a>02712     bnx2x_cl45_write(bp, port,
<a name="l02713"></a>02713                ext_phy_type,
<a name="l02714"></a>02714                ext_phy_addr,
<a name="l02715"></a>02715                MDIO_PMA_DEVAD,
<a name="l02716"></a>02716                MDIO_PMA_REG_GEN_CTRL,
<a name="l02717"></a>02717                0x0001);
<a name="l02718"></a>02718 
<a name="l02719"></a>02719     <span class="comment">/* ucode reboot and rst */</span>
<a name="l02720"></a>02720     bnx2x_cl45_write(bp, port,
<a name="l02721"></a>02721                ext_phy_type,
<a name="l02722"></a>02722                ext_phy_addr,
<a name="l02723"></a>02723                MDIO_PMA_DEVAD,
<a name="l02724"></a>02724                MDIO_PMA_REG_GEN_CTRL,
<a name="l02725"></a>02725                0x008c);
<a name="l02726"></a>02726 
<a name="l02727"></a>02727     bnx2x_cl45_write(bp, port,
<a name="l02728"></a>02728                ext_phy_type,
<a name="l02729"></a>02729                ext_phy_addr,
<a name="l02730"></a>02730                MDIO_PMA_DEVAD,
<a name="l02731"></a>02731                MDIO_PMA_REG_MISC_CTRL1, 0x0001);
<a name="l02732"></a>02732 
<a name="l02733"></a>02733     <span class="comment">/* Reset internal microprocessor */</span>
<a name="l02734"></a>02734     bnx2x_cl45_write(bp, port,
<a name="l02735"></a>02735                ext_phy_type,
<a name="l02736"></a>02736                ext_phy_addr,
<a name="l02737"></a>02737                MDIO_PMA_DEVAD,
<a name="l02738"></a>02738                MDIO_PMA_REG_GEN_CTRL,
<a name="l02739"></a>02739                MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET);
<a name="l02740"></a>02740 
<a name="l02741"></a>02741     <span class="comment">/* Release srst bit */</span>
<a name="l02742"></a>02742     bnx2x_cl45_write(bp, port,
<a name="l02743"></a>02743                ext_phy_type,
<a name="l02744"></a>02744                ext_phy_addr,
<a name="l02745"></a>02745                MDIO_PMA_DEVAD,
<a name="l02746"></a>02746                MDIO_PMA_REG_GEN_CTRL,
<a name="l02747"></a>02747                MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
<a name="l02748"></a>02748 
<a name="l02749"></a>02749     <span class="comment">/* wait for 100ms for code download via SPI port */</span>
<a name="l02750"></a>02750     msleep(100);
<a name="l02751"></a>02751 
<a name="l02752"></a>02752     <span class="comment">/* Clear ser_boot_ctl bit */</span>
<a name="l02753"></a>02753     bnx2x_cl45_write(bp, port,
<a name="l02754"></a>02754                ext_phy_type,
<a name="l02755"></a>02755                ext_phy_addr,
<a name="l02756"></a>02756                MDIO_PMA_DEVAD,
<a name="l02757"></a>02757                MDIO_PMA_REG_MISC_CTRL1, 0x0000);
<a name="l02758"></a>02758 
<a name="l02759"></a>02759     bnx2x_save_bcm_spirom_ver(bp, port,
<a name="l02760"></a>02760                 ext_phy_type,
<a name="l02761"></a>02761                 ext_phy_addr,
<a name="l02762"></a>02762                 shmem_base);
<a name="l02763"></a>02763 }
<a name="l02764"></a>02764 
<a name="l02765"></a>02765 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8073_external_rom_boot(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02766"></a>02766                       u8 ext_phy_addr,
<a name="l02767"></a>02767                       u32 shmem_base)
<a name="l02768"></a>02768 {
<a name="l02769"></a>02769     bnx2x_bcm8073_bcm8727_external_rom_boot(bp, port, ext_phy_addr,
<a name="l02770"></a>02770                      PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l02771"></a>02771                      shmem_base);
<a name="l02772"></a>02772 }
<a name="l02773"></a>02773 
<a name="l02774"></a>02774 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8727_external_rom_boot(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02775"></a>02775                       u8 ext_phy_addr,
<a name="l02776"></a>02776                       u32 shmem_base)
<a name="l02777"></a>02777 {
<a name="l02778"></a>02778     bnx2x_bcm8073_bcm8727_external_rom_boot(bp, port, ext_phy_addr,
<a name="l02779"></a>02779                      PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l02780"></a>02780                      shmem_base);
<a name="l02781"></a>02781 
<a name="l02782"></a>02782 }
<a name="l02783"></a>02783 
<a name="l02784"></a>02784 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8726_external_rom_boot(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l02785"></a>02785 {
<a name="l02786"></a>02786     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02787"></a>02787     u8 port = params-&gt;port;
<a name="l02788"></a>02788     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02789"></a>02789     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02790"></a>02790 
<a name="l02791"></a>02791     <span class="comment">/* Need to wait 100ms after reset */</span>
<a name="l02792"></a>02792     msleep(100);
<a name="l02793"></a>02793 
<a name="l02794"></a>02794     <span class="comment">/* Micro controller re-boot */</span>
<a name="l02795"></a>02795     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02796"></a>02796                MDIO_PMA_DEVAD,
<a name="l02797"></a>02797                MDIO_PMA_REG_GEN_CTRL,
<a name="l02798"></a>02798                0x018B);
<a name="l02799"></a>02799 
<a name="l02800"></a>02800     <span class="comment">/* Set soft reset */</span>
<a name="l02801"></a>02801     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02802"></a>02802                MDIO_PMA_DEVAD,
<a name="l02803"></a>02803                MDIO_PMA_REG_GEN_CTRL,
<a name="l02804"></a>02804                MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET);
<a name="l02805"></a>02805 
<a name="l02806"></a>02806     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02807"></a>02807                MDIO_PMA_DEVAD,
<a name="l02808"></a>02808                MDIO_PMA_REG_MISC_CTRL1, 0x0001);
<a name="l02809"></a>02809 
<a name="l02810"></a>02810     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02811"></a>02811                MDIO_PMA_DEVAD,
<a name="l02812"></a>02812                MDIO_PMA_REG_GEN_CTRL,
<a name="l02813"></a>02813                MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
<a name="l02814"></a>02814 
<a name="l02815"></a>02815     <span class="comment">/* wait for 150ms for microcode load */</span>
<a name="l02816"></a>02816     msleep(150);
<a name="l02817"></a>02817 
<a name="l02818"></a>02818     <span class="comment">/* Disable serial boot control, tristates pins SS_N, SCK, MOSI, MISO */</span>
<a name="l02819"></a>02819     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l02820"></a>02820                MDIO_PMA_DEVAD,
<a name="l02821"></a>02821                MDIO_PMA_REG_MISC_CTRL1, 0x0000);
<a name="l02822"></a>02822 
<a name="l02823"></a>02823     msleep(200);
<a name="l02824"></a>02824     bnx2x_save_bcm_spirom_ver(bp, port,
<a name="l02825"></a>02825                 ext_phy_type,
<a name="l02826"></a>02826                 ext_phy_addr,
<a name="l02827"></a>02827                 params-&gt;shmem_base);
<a name="l02828"></a>02828 }
<a name="l02829"></a>02829 
<a name="l02830"></a>02830 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_sfp_set_transmitter(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l02831"></a>02831                     u32 ext_phy_type, u8 ext_phy_addr,
<a name="l02832"></a>02832                     u8 tx_en)
<a name="l02833"></a>02833 {
<a name="l02834"></a>02834     u16 val;
<a name="l02835"></a>02835 
<a name="l02836"></a>02836     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting transmitter tx_en=%x for port %x\n&quot;</span>,
<a name="l02837"></a>02837          tx_en, port);
<a name="l02838"></a>02838     <span class="comment">/* Disable/Enable transmitter ( TX laser of the SFP+ module.)*/</span>
<a name="l02839"></a>02839     bnx2x_cl45_read(bp, port,
<a name="l02840"></a>02840               ext_phy_type,
<a name="l02841"></a>02841               ext_phy_addr,
<a name="l02842"></a>02842               MDIO_PMA_DEVAD,
<a name="l02843"></a>02843               MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l02844"></a>02844               &amp;val);
<a name="l02845"></a>02845 
<a name="l02846"></a>02846     <span class="keywordflow">if</span> (tx_en)
<a name="l02847"></a>02847         val &amp;= ~(1&lt;&lt;15);
<a name="l02848"></a>02848     <span class="keywordflow">else</span>
<a name="l02849"></a>02849         val |= (1&lt;&lt;15);
<a name="l02850"></a>02850 
<a name="l02851"></a>02851     bnx2x_cl45_write(bp, port,
<a name="l02852"></a>02852                ext_phy_type,
<a name="l02853"></a>02853                ext_phy_addr,
<a name="l02854"></a>02854                MDIO_PMA_DEVAD,
<a name="l02855"></a>02855                MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l02856"></a>02856                val);
<a name="l02857"></a>02857 }
<a name="l02858"></a>02858 
<a name="l02859"></a>02859 <span class="keyword">static</span> u8 bnx2x_8726_read_sfp_module_eeprom(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l02860"></a>02860                       u16 addr, u8 byte_cnt, u8 *o_buf)
<a name="l02861"></a>02861 {
<a name="l02862"></a>02862     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02863"></a>02863     u16 val = 0;
<a name="l02864"></a>02864     u16 i;
<a name="l02865"></a>02865     u8 port = params-&gt;port;
<a name="l02866"></a>02866     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02867"></a>02867     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02868"></a>02868 
<a name="l02869"></a>02869     <span class="keywordflow">if</span> (byte_cnt &gt; 16) {
<a name="l02870"></a>02870         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Reading from eeprom is&quot;</span>
<a name="l02871"></a>02871                 <span class="stringliteral">&quot; is limited to 0xf\n&quot;</span>);
<a name="l02872"></a>02872         <span class="keywordflow">return</span> -EINVAL;
<a name="l02873"></a>02873     }
<a name="l02874"></a>02874     <span class="comment">/* Set the read command byte count */</span>
<a name="l02875"></a>02875     bnx2x_cl45_write(bp, port,
<a name="l02876"></a>02876                ext_phy_type,
<a name="l02877"></a>02877                ext_phy_addr,
<a name="l02878"></a>02878                MDIO_PMA_DEVAD,
<a name="l02879"></a>02879                MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT,
<a name="l02880"></a>02880                (byte_cnt | 0xa000));
<a name="l02881"></a>02881 
<a name="l02882"></a>02882     <span class="comment">/* Set the read command address */</span>
<a name="l02883"></a>02883     bnx2x_cl45_write(bp, port,
<a name="l02884"></a>02884                ext_phy_type,
<a name="l02885"></a>02885                ext_phy_addr,
<a name="l02886"></a>02886                MDIO_PMA_DEVAD,
<a name="l02887"></a>02887                MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR,
<a name="l02888"></a>02888                addr);
<a name="l02889"></a>02889 
<a name="l02890"></a>02890     <span class="comment">/* Activate read command */</span>
<a name="l02891"></a>02891     bnx2x_cl45_write(bp, port,
<a name="l02892"></a>02892                ext_phy_type,
<a name="l02893"></a>02893                ext_phy_addr,
<a name="l02894"></a>02894                MDIO_PMA_DEVAD,
<a name="l02895"></a>02895                MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
<a name="l02896"></a>02896                0x2c0f);
<a name="l02897"></a>02897 
<a name="l02898"></a>02898     <span class="comment">/* Wait up to 500us for command complete status */</span>
<a name="l02899"></a>02899     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l02900"></a>02900         bnx2x_cl45_read(bp, port,
<a name="l02901"></a>02901                   ext_phy_type,
<a name="l02902"></a>02902                   ext_phy_addr,
<a name="l02903"></a>02903                   MDIO_PMA_DEVAD,
<a name="l02904"></a>02904                   MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &amp;val);
<a name="l02905"></a>02905         <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
<a name="l02906"></a>02906             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE)
<a name="l02907"></a>02907             <span class="keywordflow">break</span>;
<a name="l02908"></a>02908         udelay(5);
<a name="l02909"></a>02909     }
<a name="l02910"></a>02910 
<a name="l02911"></a>02911     <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) !=
<a name="l02912"></a>02912             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE) {
<a name="l02913"></a>02913         DP(NETIF_MSG_LINK,
<a name="l02914"></a>02914              <span class="stringliteral">&quot;Got bad status 0x%x when reading from SFP+ EEPROM\n&quot;</span>,
<a name="l02915"></a>02915              (val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK));
<a name="l02916"></a>02916         <span class="keywordflow">return</span> -EINVAL;
<a name="l02917"></a>02917     }
<a name="l02918"></a>02918 
<a name="l02919"></a>02919     <span class="comment">/* Read the buffer */</span>
<a name="l02920"></a>02920     <span class="keywordflow">for</span> (i = 0; i &lt; byte_cnt; i++) {
<a name="l02921"></a>02921         bnx2x_cl45_read(bp, port,
<a name="l02922"></a>02922                   ext_phy_type,
<a name="l02923"></a>02923                   ext_phy_addr,
<a name="l02924"></a>02924                   MDIO_PMA_DEVAD,
<a name="l02925"></a>02925                   MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF + i, &amp;val);
<a name="l02926"></a>02926         o_buf[i] = (u8)(val &amp; MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK);
<a name="l02927"></a>02927     }
<a name="l02928"></a>02928 
<a name="l02929"></a>02929     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l02930"></a>02930         bnx2x_cl45_read(bp, port,
<a name="l02931"></a>02931                   ext_phy_type,
<a name="l02932"></a>02932                   ext_phy_addr,
<a name="l02933"></a>02933                   MDIO_PMA_DEVAD,
<a name="l02934"></a>02934                   MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &amp;val);
<a name="l02935"></a>02935         <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
<a name="l02936"></a>02936             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE)
<a name="l02937"></a>02937             <span class="keywordflow">return</span> 0;;
<a name="l02938"></a>02938         msleep(1);
<a name="l02939"></a>02939     }
<a name="l02940"></a>02940     <span class="keywordflow">return</span> -EINVAL;
<a name="l02941"></a>02941 }
<a name="l02942"></a>02942 
<a name="l02943"></a>02943 <span class="keyword">static</span> u8 bnx2x_8727_read_sfp_module_eeprom(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l02944"></a>02944                       u16 addr, u8 byte_cnt, u8 *o_buf)
<a name="l02945"></a>02945 {
<a name="l02946"></a>02946     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l02947"></a>02947     u16 val, i;
<a name="l02948"></a>02948     u8 port = params-&gt;port;
<a name="l02949"></a>02949     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l02950"></a>02950     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l02951"></a>02951 
<a name="l02952"></a>02952     <span class="keywordflow">if</span> (byte_cnt &gt; 16) {
<a name="l02953"></a>02953         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Reading from eeprom is&quot;</span>
<a name="l02954"></a>02954                 <span class="stringliteral">&quot; is limited to 0xf\n&quot;</span>);
<a name="l02955"></a>02955         <span class="keywordflow">return</span> -EINVAL;
<a name="l02956"></a>02956     }
<a name="l02957"></a>02957 
<a name="l02958"></a>02958     <span class="comment">/* Need to read from 1.8000 to clear it */</span>
<a name="l02959"></a>02959     bnx2x_cl45_read(bp, port,
<a name="l02960"></a>02960               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l02961"></a>02961               ext_phy_addr,
<a name="l02962"></a>02962               MDIO_PMA_DEVAD,
<a name="l02963"></a>02963               MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
<a name="l02964"></a>02964               &amp;val);
<a name="l02965"></a>02965 
<a name="l02966"></a>02966     <span class="comment">/* Set the read command byte count */</span>
<a name="l02967"></a>02967     bnx2x_cl45_write(bp, port,
<a name="l02968"></a>02968                ext_phy_type,
<a name="l02969"></a>02969                ext_phy_addr,
<a name="l02970"></a>02970                MDIO_PMA_DEVAD,
<a name="l02971"></a>02971                MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT,
<a name="l02972"></a>02972                ((byte_cnt &lt; 2) ? 2 : byte_cnt));
<a name="l02973"></a>02973 
<a name="l02974"></a>02974     <span class="comment">/* Set the read command address */</span>
<a name="l02975"></a>02975     bnx2x_cl45_write(bp, port,
<a name="l02976"></a>02976                ext_phy_type,
<a name="l02977"></a>02977                ext_phy_addr,
<a name="l02978"></a>02978                MDIO_PMA_DEVAD,
<a name="l02979"></a>02979                MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR,
<a name="l02980"></a>02980                addr);
<a name="l02981"></a>02981     <span class="comment">/* Set the destination address */</span>
<a name="l02982"></a>02982     bnx2x_cl45_write(bp, port,
<a name="l02983"></a>02983                ext_phy_type,
<a name="l02984"></a>02984                ext_phy_addr,
<a name="l02985"></a>02985                MDIO_PMA_DEVAD,
<a name="l02986"></a>02986                0x8004,
<a name="l02987"></a>02987                MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF);
<a name="l02988"></a>02988 
<a name="l02989"></a>02989     <span class="comment">/* Activate read command */</span>
<a name="l02990"></a>02990     bnx2x_cl45_write(bp, port,
<a name="l02991"></a>02991                ext_phy_type,
<a name="l02992"></a>02992                ext_phy_addr,
<a name="l02993"></a>02993                MDIO_PMA_DEVAD,
<a name="l02994"></a>02994                MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
<a name="l02995"></a>02995                0x8002);
<a name="l02996"></a>02996     <span class="comment">/* Wait appropriate time for two-wire command to finish before</span>
<a name="l02997"></a>02997 <span class="comment">    polling the status register */</span>
<a name="l02998"></a>02998     msleep(1);
<a name="l02999"></a>02999 
<a name="l03000"></a>03000     <span class="comment">/* Wait up to 500us for command complete status */</span>
<a name="l03001"></a>03001     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l03002"></a>03002         bnx2x_cl45_read(bp, port,
<a name="l03003"></a>03003                   ext_phy_type,
<a name="l03004"></a>03004                   ext_phy_addr,
<a name="l03005"></a>03005                   MDIO_PMA_DEVAD,
<a name="l03006"></a>03006                   MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &amp;val);
<a name="l03007"></a>03007         <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
<a name="l03008"></a>03008             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE)
<a name="l03009"></a>03009             <span class="keywordflow">break</span>;
<a name="l03010"></a>03010         udelay(5);
<a name="l03011"></a>03011     }
<a name="l03012"></a>03012 
<a name="l03013"></a>03013     <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) !=
<a name="l03014"></a>03014             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE) {
<a name="l03015"></a>03015         DP(NETIF_MSG_LINK,
<a name="l03016"></a>03016              <span class="stringliteral">&quot;Got bad status 0x%x when reading from SFP+ EEPROM\n&quot;</span>,
<a name="l03017"></a>03017              (val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK));
<a name="l03018"></a>03018         <span class="keywordflow">return</span> -EINVAL;
<a name="l03019"></a>03019     }
<a name="l03020"></a>03020 
<a name="l03021"></a>03021     <span class="comment">/* Read the buffer */</span>
<a name="l03022"></a>03022     <span class="keywordflow">for</span> (i = 0; i &lt; byte_cnt; i++) {
<a name="l03023"></a>03023         bnx2x_cl45_read(bp, port,
<a name="l03024"></a>03024                   ext_phy_type,
<a name="l03025"></a>03025                   ext_phy_addr,
<a name="l03026"></a>03026                   MDIO_PMA_DEVAD,
<a name="l03027"></a>03027                   MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF + i, &amp;val);
<a name="l03028"></a>03028         o_buf[i] = (u8)(val &amp; MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK);
<a name="l03029"></a>03029     }
<a name="l03030"></a>03030 
<a name="l03031"></a>03031     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l03032"></a>03032         bnx2x_cl45_read(bp, port,
<a name="l03033"></a>03033                   ext_phy_type,
<a name="l03034"></a>03034                   ext_phy_addr,
<a name="l03035"></a>03035                   MDIO_PMA_DEVAD,
<a name="l03036"></a>03036                   MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &amp;val);
<a name="l03037"></a>03037         <span class="keywordflow">if</span> ((val &amp; MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
<a name="l03038"></a>03038             MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE)
<a name="l03039"></a>03039             <span class="keywordflow">return</span> 0;;
<a name="l03040"></a>03040         msleep(1);
<a name="l03041"></a>03041     }
<a name="l03042"></a>03042 
<a name="l03043"></a>03043     <span class="keywordflow">return</span> -EINVAL;
<a name="l03044"></a>03044 }
<a name="l03045"></a>03045 
<a name="l03046"></a>03046 u8 bnx2x_read_sfp_module_eeprom(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u16 addr,
<a name="l03047"></a>03047                      u8 byte_cnt, u8 *o_buf)
<a name="l03048"></a>03048 {
<a name="l03049"></a>03049     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03050"></a>03050 
<a name="l03051"></a>03051     <span class="keywordflow">if</span> (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726)
<a name="l03052"></a>03052         <span class="keywordflow">return</span> bnx2x_8726_read_sfp_module_eeprom(params, addr,
<a name="l03053"></a>03053                                byte_cnt, o_buf);
<a name="l03054"></a>03054     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727)
<a name="l03055"></a>03055         <span class="keywordflow">return</span> bnx2x_8727_read_sfp_module_eeprom(params, addr,
<a name="l03056"></a>03056                                byte_cnt, o_buf);
<a name="l03057"></a>03057     <span class="keywordflow">return</span> -EINVAL;
<a name="l03058"></a>03058 }
<a name="l03059"></a>03059 
<a name="l03060"></a>03060 <span class="keyword">static</span> u8 bnx2x_get_edc_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03061"></a>03061                   u16 *edc_mode)
<a name="l03062"></a>03062 {
<a name="l03063"></a>03063     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03064"></a>03064     u8 val, check_limiting_mode = 0;
<a name="l03065"></a>03065     *edc_mode = EDC_MODE_LIMITING;
<a name="l03066"></a>03066 
<a name="l03067"></a>03067     <span class="comment">/* First check for copper cable */</span>
<a name="l03068"></a>03068     <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params,
<a name="l03069"></a>03069                        SFP_EEPROM_CON_TYPE_ADDR,
<a name="l03070"></a>03070                        1,
<a name="l03071"></a>03071                        &amp;val) != 0) {
<a name="l03072"></a>03072         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Failed to read from SFP+ module EEPROM\n&quot;</span>);
<a name="l03073"></a>03073         <span class="keywordflow">return</span> -EINVAL;
<a name="l03074"></a>03074     }
<a name="l03075"></a>03075 
<a name="l03076"></a>03076     <span class="keywordflow">switch</span> (val) {
<a name="l03077"></a>03077     <span class="keywordflow">case</span> SFP_EEPROM_CON_TYPE_VAL_COPPER:
<a name="l03078"></a>03078     {
<a name="l03079"></a>03079         u8 copper_module_type;
<a name="l03080"></a>03080 
<a name="l03081"></a>03081         <span class="comment">/* Check if its active cable( includes SFP+ module)</span>
<a name="l03082"></a>03082 <span class="comment">        of passive cable*/</span>
<a name="l03083"></a>03083         <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params,
<a name="l03084"></a>03084                            SFP_EEPROM_FC_TX_TECH_ADDR,
<a name="l03085"></a>03085                            1,
<a name="l03086"></a>03086                            &amp;copper_module_type) !=
<a name="l03087"></a>03087             0) {
<a name="l03088"></a>03088             DP(NETIF_MSG_LINK,
<a name="l03089"></a>03089                 <span class="stringliteral">&quot;Failed to read copper-cable-type&quot;</span>
<a name="l03090"></a>03090                 <span class="stringliteral">&quot; from SFP+ EEPROM\n&quot;</span>);
<a name="l03091"></a>03091             <span class="keywordflow">return</span> -EINVAL;
<a name="l03092"></a>03092         }
<a name="l03093"></a>03093 
<a name="l03094"></a>03094         <span class="keywordflow">if</span> (copper_module_type &amp;
<a name="l03095"></a>03095             SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE) {
<a name="l03096"></a>03096             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Active Copper cable detected\n&quot;</span>);
<a name="l03097"></a>03097             check_limiting_mode = 1;
<a name="l03098"></a>03098         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (copper_module_type &amp;
<a name="l03099"></a>03099             SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE) {
<a name="l03100"></a>03100                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Passive Copper&quot;</span>
<a name="l03101"></a>03101                         <span class="stringliteral">&quot; cable detected\n&quot;</span>);
<a name="l03102"></a>03102                 *edc_mode =
<a name="l03103"></a>03103                       EDC_MODE_PASSIVE_DAC;
<a name="l03104"></a>03104         } <span class="keywordflow">else</span> {
<a name="l03105"></a>03105             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Unknown copper-cable-&quot;</span>
<a name="l03106"></a>03106                      <span class="stringliteral">&quot;type 0x%x !!!\n&quot;</span>, copper_module_type);
<a name="l03107"></a>03107             <span class="keywordflow">return</span> -EINVAL;
<a name="l03108"></a>03108         }
<a name="l03109"></a>03109         <span class="keywordflow">break</span>;
<a name="l03110"></a>03110     }
<a name="l03111"></a>03111     <span class="keywordflow">case</span> SFP_EEPROM_CON_TYPE_VAL_LC:
<a name="l03112"></a>03112         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Optic module detected\n&quot;</span>);
<a name="l03113"></a>03113         check_limiting_mode = 1;
<a name="l03114"></a>03114         <span class="keywordflow">break</span>;
<a name="l03115"></a>03115     <span class="keywordflow">default</span>:
<a name="l03116"></a>03116         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Unable to determine module type 0x%x !!!\n&quot;</span>,
<a name="l03117"></a>03117              val);
<a name="l03118"></a>03118         <span class="keywordflow">return</span> -EINVAL;
<a name="l03119"></a>03119     }
<a name="l03120"></a>03120 
<a name="l03121"></a>03121     <span class="keywordflow">if</span> (check_limiting_mode) {
<a name="l03122"></a>03122         u8 options[SFP_EEPROM_OPTIONS_SIZE];
<a name="l03123"></a>03123         <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params,
<a name="l03124"></a>03124                            SFP_EEPROM_OPTIONS_ADDR,
<a name="l03125"></a>03125                            SFP_EEPROM_OPTIONS_SIZE,
<a name="l03126"></a>03126                            options) != 0) {
<a name="l03127"></a>03127             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Failed to read Option&quot;</span>
<a name="l03128"></a>03128                 <span class="stringliteral">&quot; field from module EEPROM\n&quot;</span>);
<a name="l03129"></a>03129             <span class="keywordflow">return</span> -EINVAL;
<a name="l03130"></a>03130         }
<a name="l03131"></a>03131         <span class="keywordflow">if</span> ((options[0] &amp; SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK))
<a name="l03132"></a>03132             *edc_mode = EDC_MODE_LINEAR;
<a name="l03133"></a>03133         <span class="keywordflow">else</span>
<a name="l03134"></a>03134             *edc_mode = EDC_MODE_LIMITING;
<a name="l03135"></a>03135     }
<a name="l03136"></a>03136     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;EDC mode is set to 0x%x\n&quot;</span>, *edc_mode);
<a name="l03137"></a>03137     <span class="keywordflow">return</span> 0;
<a name="l03138"></a>03138 }
<a name="l03139"></a>03139 
<a name="l03140"></a>03140 <span class="comment">/* This function read the relevant field from the module ( SFP+ ),</span>
<a name="l03141"></a>03141 <span class="comment">    and verify it is compliant with this board */</span>
<a name="l03142"></a>03142 <span class="keyword">static</span> u8 bnx2x_verify_sfp_module(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03143"></a>03143 {
<a name="l03144"></a>03144     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03145"></a>03145     u32 val;
<a name="l03146"></a>03146     u32 fw_resp;
<a name="l03147"></a>03147     <span class="keywordtype">char</span> vendor_name[SFP_EEPROM_VENDOR_NAME_SIZE+1];
<a name="l03148"></a>03148     <span class="keywordtype">char</span> vendor_pn[SFP_EEPROM_PART_NO_SIZE+1];
<a name="l03149"></a>03149 
<a name="l03150"></a>03150     val = REG_RD(bp, params-&gt;shmem_base +
<a name="l03151"></a>03151              offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>, dev_info.
<a name="l03152"></a>03152                   port_feature_config[params-&gt;port].config));
<a name="l03153"></a>03153     <span class="keywordflow">if</span> ((val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
<a name="l03154"></a>03154         PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT) {
<a name="l03155"></a>03155         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;NOT enforcing module verification\n&quot;</span>);
<a name="l03156"></a>03156         <span class="keywordflow">return</span> 0;
<a name="l03157"></a>03157     }
<a name="l03158"></a>03158 
<a name="l03159"></a>03159     <span class="comment">/* Ask the FW to validate the module */</span>
<a name="l03160"></a>03160     <span class="keywordflow">if</span> (!(params-&gt;feature_config_flags &amp;
<a name="l03161"></a>03161           FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY)) {
<a name="l03162"></a>03162         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;FW does not support OPT MDL &quot;</span>
<a name="l03163"></a>03163                 <span class="stringliteral">&quot;verification\n&quot;</span>);
<a name="l03164"></a>03164         <span class="keywordflow">return</span> -EINVAL;
<a name="l03165"></a>03165     }
<a name="l03166"></a>03166 
<a name="l03167"></a>03167     fw_resp = bnx2x_fw_command(bp, DRV_MSG_CODE_VRFY_OPT_MDL);
<a name="l03168"></a>03168     <span class="keywordflow">if</span> (fw_resp == FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS) {
<a name="l03169"></a>03169         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Approved module\n&quot;</span>);
<a name="l03170"></a>03170         <span class="keywordflow">return</span> 0;
<a name="l03171"></a>03171     }
<a name="l03172"></a>03172 
<a name="l03173"></a>03173     <span class="comment">/* format the warning message */</span>
<a name="l03174"></a>03174     <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params,
<a name="l03175"></a>03175                        SFP_EEPROM_VENDOR_NAME_ADDR,
<a name="l03176"></a>03176                        SFP_EEPROM_VENDOR_NAME_SIZE,
<a name="l03177"></a>03177                        (u8 *)vendor_name))
<a name="l03178"></a>03178         vendor_name[0] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l03179"></a>03179     <span class="keywordflow">else</span>
<a name="l03180"></a>03180         vendor_name[SFP_EEPROM_VENDOR_NAME_SIZE] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l03181"></a>03181     <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params,
<a name="l03182"></a>03182                        SFP_EEPROM_PART_NO_ADDR,
<a name="l03183"></a>03183                        SFP_EEPROM_PART_NO_SIZE,
<a name="l03184"></a>03184                        (u8 *)vendor_pn))
<a name="l03185"></a>03185         vendor_pn[0] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l03186"></a>03186     <span class="keywordflow">else</span>
<a name="l03187"></a>03187         vendor_pn[SFP_EEPROM_PART_NO_SIZE] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l03188"></a>03188 
<a name="l03189"></a>03189     printk(KERN_INFO PFX  <span class="stringliteral">&quot;Warning: &quot;</span>
<a name="l03190"></a>03190              <span class="stringliteral">&quot;Unqualified SFP+ module &quot;</span>
<a name="l03191"></a>03191              <span class="stringliteral">&quot;detected on %s, Port %d from %s part number %s\n&quot;</span>
<a name="l03192"></a>03192             , bp-&gt;dev-&gt;name, params-&gt;port,
<a name="l03193"></a>03193             vendor_name, vendor_pn);
<a name="l03194"></a>03194     <span class="keywordflow">return</span> -EINVAL;
<a name="l03195"></a>03195 }
<a name="l03196"></a>03196 
<a name="l03197"></a>03197 <span class="keyword">static</span> u8 bnx2x_bcm8726_set_limiting_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03198"></a>03198                     u16 edc_mode)
<a name="l03199"></a>03199 {
<a name="l03200"></a>03200     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03201"></a>03201     u8 port = params-&gt;port;
<a name="l03202"></a>03202     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03203"></a>03203     u16 cur_limiting_mode;
<a name="l03204"></a>03204 
<a name="l03205"></a>03205     bnx2x_cl45_read(bp, port,
<a name="l03206"></a>03206               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03207"></a>03207               ext_phy_addr,
<a name="l03208"></a>03208               MDIO_PMA_DEVAD,
<a name="l03209"></a>03209               MDIO_PMA_REG_ROM_VER2,
<a name="l03210"></a>03210               &amp;cur_limiting_mode);
<a name="l03211"></a>03211     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Current Limiting mode is 0x%x\n&quot;</span>,
<a name="l03212"></a>03212          cur_limiting_mode);
<a name="l03213"></a>03213 
<a name="l03214"></a>03214     <span class="keywordflow">if</span> (edc_mode == EDC_MODE_LIMITING) {
<a name="l03215"></a>03215         DP(NETIF_MSG_LINK,
<a name="l03216"></a>03216              <span class="stringliteral">&quot;Setting LIMITING MODE\n&quot;</span>);
<a name="l03217"></a>03217         bnx2x_cl45_write(bp, port,
<a name="l03218"></a>03218                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03219"></a>03219                    ext_phy_addr,
<a name="l03220"></a>03220                    MDIO_PMA_DEVAD,
<a name="l03221"></a>03221                    MDIO_PMA_REG_ROM_VER2,
<a name="l03222"></a>03222                    EDC_MODE_LIMITING);
<a name="l03223"></a>03223     } <span class="keywordflow">else</span> { <span class="comment">/* LRM mode ( default )*/</span>
<a name="l03224"></a>03224 
<a name="l03225"></a>03225         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting LRM MODE\n&quot;</span>);
<a name="l03226"></a>03226 
<a name="l03227"></a>03227         <span class="comment">/* Changing to LRM mode takes quite few seconds.</span>
<a name="l03228"></a>03228 <span class="comment">        So do it only if current mode is limiting</span>
<a name="l03229"></a>03229 <span class="comment">        ( default is LRM )*/</span>
<a name="l03230"></a>03230         <span class="keywordflow">if</span> (cur_limiting_mode != EDC_MODE_LIMITING)
<a name="l03231"></a>03231             <span class="keywordflow">return</span> 0;
<a name="l03232"></a>03232 
<a name="l03233"></a>03233         bnx2x_cl45_write(bp, port,
<a name="l03234"></a>03234                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03235"></a>03235                    ext_phy_addr,
<a name="l03236"></a>03236                    MDIO_PMA_DEVAD,
<a name="l03237"></a>03237                    MDIO_PMA_REG_LRM_MODE,
<a name="l03238"></a>03238                    0);
<a name="l03239"></a>03239         bnx2x_cl45_write(bp, port,
<a name="l03240"></a>03240                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03241"></a>03241                    ext_phy_addr,
<a name="l03242"></a>03242                    MDIO_PMA_DEVAD,
<a name="l03243"></a>03243                    MDIO_PMA_REG_ROM_VER2,
<a name="l03244"></a>03244                    0x128);
<a name="l03245"></a>03245         bnx2x_cl45_write(bp, port,
<a name="l03246"></a>03246                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03247"></a>03247                    ext_phy_addr,
<a name="l03248"></a>03248                    MDIO_PMA_DEVAD,
<a name="l03249"></a>03249                    MDIO_PMA_REG_MISC_CTRL0,
<a name="l03250"></a>03250                    0x4008);
<a name="l03251"></a>03251         bnx2x_cl45_write(bp, port,
<a name="l03252"></a>03252                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
<a name="l03253"></a>03253                    ext_phy_addr,
<a name="l03254"></a>03254                    MDIO_PMA_DEVAD,
<a name="l03255"></a>03255                    MDIO_PMA_REG_LRM_MODE,
<a name="l03256"></a>03256                    0xaaaa);
<a name="l03257"></a>03257     }
<a name="l03258"></a>03258     <span class="keywordflow">return</span> 0;
<a name="l03259"></a>03259 }
<a name="l03260"></a>03260 
<a name="l03261"></a>03261 <span class="keyword">static</span> u8 bnx2x_bcm8727_set_limiting_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03262"></a>03262                     u16 edc_mode)
<a name="l03263"></a>03263 {
<a name="l03264"></a>03264     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03265"></a>03265     u8 port = params-&gt;port;
<a name="l03266"></a>03266     u16 phy_identifier;
<a name="l03267"></a>03267     u16 rom_ver2_val;
<a name="l03268"></a>03268     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03269"></a>03269 
<a name="l03270"></a>03270     bnx2x_cl45_read(bp, port,
<a name="l03271"></a>03271                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03272"></a>03272                ext_phy_addr,
<a name="l03273"></a>03273                MDIO_PMA_DEVAD,
<a name="l03274"></a>03274                MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l03275"></a>03275                &amp;phy_identifier);
<a name="l03276"></a>03276 
<a name="l03277"></a>03277     bnx2x_cl45_write(bp, port,
<a name="l03278"></a>03278                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03279"></a>03279                ext_phy_addr,
<a name="l03280"></a>03280                MDIO_PMA_DEVAD,
<a name="l03281"></a>03281                MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l03282"></a>03282                (phy_identifier &amp; ~(1&lt;&lt;9)));
<a name="l03283"></a>03283 
<a name="l03284"></a>03284     bnx2x_cl45_read(bp, port,
<a name="l03285"></a>03285               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03286"></a>03286               ext_phy_addr,
<a name="l03287"></a>03287               MDIO_PMA_DEVAD,
<a name="l03288"></a>03288               MDIO_PMA_REG_ROM_VER2,
<a name="l03289"></a>03289               &amp;rom_ver2_val);
<a name="l03290"></a>03290     <span class="comment">/* Keep the MSB 8-bits, and set the LSB 8-bits with the edc_mode */</span>
<a name="l03291"></a>03291     bnx2x_cl45_write(bp, port,
<a name="l03292"></a>03292                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03293"></a>03293                ext_phy_addr,
<a name="l03294"></a>03294                MDIO_PMA_DEVAD,
<a name="l03295"></a>03295                MDIO_PMA_REG_ROM_VER2,
<a name="l03296"></a>03296                (rom_ver2_val &amp; 0xff00) | (edc_mode &amp; 0x00ff));
<a name="l03297"></a>03297 
<a name="l03298"></a>03298     bnx2x_cl45_write(bp, port,
<a name="l03299"></a>03299                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03300"></a>03300                ext_phy_addr,
<a name="l03301"></a>03301                MDIO_PMA_DEVAD,
<a name="l03302"></a>03302                MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l03303"></a>03303                (phy_identifier | (1&lt;&lt;9)));
<a name="l03304"></a>03304 
<a name="l03305"></a>03305     <span class="keywordflow">return</span> 0;
<a name="l03306"></a>03306 }
<a name="l03307"></a>03307 
<a name="l03308"></a>03308 
<a name="l03309"></a>03309 <span class="keyword">static</span> u8 bnx2x_wait_for_sfp_module_initialized(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03310"></a>03310 {
<a name="l03311"></a>03311     u8 val;
<a name="l03312"></a>03312     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03313"></a>03313     u16 timeout;
<a name="l03314"></a>03314     <span class="comment">/* Initialization time after hot-plug may take up to 300ms for some</span>
<a name="l03315"></a>03315 <span class="comment">    phys type ( e.g. JDSU ) */</span>
<a name="l03316"></a>03316     <span class="keywordflow">for</span> (timeout = 0; timeout &lt; 60; timeout++) {
<a name="l03317"></a>03317         <span class="keywordflow">if</span> (bnx2x_read_sfp_module_eeprom(params, 1, 1, &amp;val)
<a name="l03318"></a>03318             == 0) {
<a name="l03319"></a>03319             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SFP+ module initialization &quot;</span>
<a name="l03320"></a>03320                      <span class="stringliteral">&quot;took %d ms\n&quot;</span>, timeout * 5);
<a name="l03321"></a>03321             <span class="keywordflow">return</span> 0;
<a name="l03322"></a>03322         }
<a name="l03323"></a>03323         msleep(5);
<a name="l03324"></a>03324     }
<a name="l03325"></a>03325     <span class="keywordflow">return</span> -EINVAL;
<a name="l03326"></a>03326 }
<a name="l03327"></a>03327 
<a name="l03328"></a>03328 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8727_power_module(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp,
<a name="l03329"></a>03329                   <span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03330"></a>03330                   u8 ext_phy_addr, u8 is_power_up) {
<a name="l03331"></a>03331     <span class="comment">/* Make sure GPIOs are not using for LED mode */</span>
<a name="l03332"></a>03332     u16 val;
<a name="l03333"></a>03333     u8 port = params-&gt;port;
<a name="l03334"></a>03334     <span class="comment">/*</span>
<a name="l03335"></a>03335 <span class="comment">     * In the GPIO register, bit 4 is use to detemine if the GPIOs are</span>
<a name="l03336"></a>03336 <span class="comment">     * operating as INPUT or as OUTPUT. Bit 1 is for input, and 0 for</span>
<a name="l03337"></a>03337 <span class="comment">     * output</span>
<a name="l03338"></a>03338 <span class="comment">     * Bits 0-1 determine the gpios value for OUTPUT in case bit 4 val is 0</span>
<a name="l03339"></a>03339 <span class="comment">     * Bits 8-9 determine the gpios value for INPUT in case bit 4 val is 1</span>
<a name="l03340"></a>03340 <span class="comment">     * where the 1st bit is the over-current(only input), and 2nd bit is</span>
<a name="l03341"></a>03341 <span class="comment">     * for power( only output )</span>
<a name="l03342"></a>03342 <span class="comment">    */</span>
<a name="l03343"></a>03343 
<a name="l03344"></a>03344     <span class="comment">/*</span>
<a name="l03345"></a>03345 <span class="comment">     * In case of NOC feature is disabled and power is up, set GPIO control</span>
<a name="l03346"></a>03346 <span class="comment">     *  as input to enable listening of over-current indication</span>
<a name="l03347"></a>03347 <span class="comment">     */</span>
<a name="l03348"></a>03348 
<a name="l03349"></a>03349     <span class="keywordflow">if</span> (!(params-&gt;feature_config_flags &amp;
<a name="l03350"></a>03350           FEATURE_CONFIG_BCM8727_NOC) &amp;&amp; is_power_up)
<a name="l03351"></a>03351         val = (1&lt;&lt;4);
<a name="l03352"></a>03352     <span class="keywordflow">else</span>
<a name="l03353"></a>03353         <span class="comment">/*</span>
<a name="l03354"></a>03354 <span class="comment">         * Set GPIO control to OUTPUT, and set the power bit</span>
<a name="l03355"></a>03355 <span class="comment">         * to according to the is_power_up</span>
<a name="l03356"></a>03356 <span class="comment">         */</span>
<a name="l03357"></a>03357         val = ((!(is_power_up)) &lt;&lt; 1);
<a name="l03358"></a>03358 
<a name="l03359"></a>03359     bnx2x_cl45_write(bp, port,
<a name="l03360"></a>03360                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l03361"></a>03361                ext_phy_addr,
<a name="l03362"></a>03362                MDIO_PMA_DEVAD,
<a name="l03363"></a>03363                MDIO_PMA_REG_8727_GPIO_CTRL,
<a name="l03364"></a>03364                val);
<a name="l03365"></a>03365 }
<a name="l03366"></a>03366 
<a name="l03367"></a>03367 <span class="keyword">static</span> u8 bnx2x_sfp_module_detection(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03368"></a>03368 {
<a name="l03369"></a>03369     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03370"></a>03370     u16 edc_mode;
<a name="l03371"></a>03371     u8 rc = 0;
<a name="l03372"></a>03372     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03373"></a>03373     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03374"></a>03374     u32 val = REG_RD(bp, params-&gt;shmem_base +
<a name="l03375"></a>03375                  offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>, dev_info.
<a name="l03376"></a>03376                      port_feature_config[params-&gt;port].config));
<a name="l03377"></a>03377 
<a name="l03378"></a>03378     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SFP+ module plugged in/out detected on port %d\n&quot;</span>,
<a name="l03379"></a>03379          params-&gt;port);
<a name="l03380"></a>03380 
<a name="l03381"></a>03381     <span class="keywordflow">if</span> (bnx2x_get_edc_mode(params, &amp;edc_mode) != 0) {
<a name="l03382"></a>03382         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Failed to get valid module type\n&quot;</span>);
<a name="l03383"></a>03383         <span class="keywordflow">return</span> -EINVAL;
<a name="l03384"></a>03384     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bnx2x_verify_sfp_module(params) !=
<a name="l03385"></a>03385            0) {
<a name="l03386"></a>03386         <span class="comment">/* check SFP+ module compatibility */</span>
<a name="l03387"></a>03387         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Module verification failed!!\n&quot;</span>);
<a name="l03388"></a>03388         rc = -EINVAL;
<a name="l03389"></a>03389         <span class="comment">/* Turn on fault module-detected led */</span>
<a name="l03390"></a>03390         bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_0,
<a name="l03391"></a>03391                   MISC_REGISTERS_GPIO_HIGH,
<a name="l03392"></a>03392                   params-&gt;port);
<a name="l03393"></a>03393         <span class="keywordflow">if</span> ((ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727) &amp;&amp;
<a name="l03394"></a>03394             ((val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
<a name="l03395"></a>03395              PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN)) {
<a name="l03396"></a>03396             <span class="comment">/* Shutdown SFP+ module */</span>
<a name="l03397"></a>03397             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Shutdown SFP+ module!!\n&quot;</span>);
<a name="l03398"></a>03398             bnx2x_8727_power_module(bp, params,
<a name="l03399"></a>03399                           ext_phy_addr, 0);
<a name="l03400"></a>03400             <span class="keywordflow">return</span> rc;
<a name="l03401"></a>03401         }
<a name="l03402"></a>03402     } <span class="keywordflow">else</span> {
<a name="l03403"></a>03403         <span class="comment">/* Turn off fault module-detected led */</span>
<a name="l03404"></a>03404         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Turn off fault module-detected led\n&quot;</span>);
<a name="l03405"></a>03405         bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_0,
<a name="l03406"></a>03406                       MISC_REGISTERS_GPIO_LOW,
<a name="l03407"></a>03407                       params-&gt;port);
<a name="l03408"></a>03408     }
<a name="l03409"></a>03409 
<a name="l03410"></a>03410     <span class="comment">/* power up the SFP module */</span>
<a name="l03411"></a>03411     <span class="keywordflow">if</span> (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727)
<a name="l03412"></a>03412         bnx2x_8727_power_module(bp, params, ext_phy_addr, 1);
<a name="l03413"></a>03413 
<a name="l03414"></a>03414     <span class="comment">/* Check and set limiting mode / LRM mode on 8726.</span>
<a name="l03415"></a>03415 <span class="comment">    On 8727 it is done automatically */</span>
<a name="l03416"></a>03416     <span class="keywordflow">if</span> (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726)
<a name="l03417"></a>03417         bnx2x_bcm8726_set_limiting_mode(params, edc_mode);
<a name="l03418"></a>03418     <span class="keywordflow">else</span>
<a name="l03419"></a>03419         bnx2x_bcm8727_set_limiting_mode(params, edc_mode);
<a name="l03420"></a>03420     <span class="comment">/*</span>
<a name="l03421"></a>03421 <span class="comment">     * Enable transmit for this module if the module is approved, or</span>
<a name="l03422"></a>03422 <span class="comment">     * if unapproved modules should also enable the Tx laser</span>
<a name="l03423"></a>03423 <span class="comment">     */</span>
<a name="l03424"></a>03424     <span class="keywordflow">if</span> (rc == 0 ||
<a name="l03425"></a>03425         (val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) !=
<a name="l03426"></a>03426         PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER)
<a name="l03427"></a>03427         bnx2x_sfp_set_transmitter(bp, params-&gt;port,
<a name="l03428"></a>03428                     ext_phy_type, ext_phy_addr, 1);
<a name="l03429"></a>03429     <span class="keywordflow">else</span>
<a name="l03430"></a>03430         bnx2x_sfp_set_transmitter(bp, params-&gt;port,
<a name="l03431"></a>03431                     ext_phy_type, ext_phy_addr, 0);
<a name="l03432"></a>03432 
<a name="l03433"></a>03433     <span class="keywordflow">return</span> rc;
<a name="l03434"></a>03434 }
<a name="l03435"></a>03435 
<a name="l03436"></a>03436 <span class="keywordtype">void</span> bnx2x_handle_module_detect_int(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03437"></a>03437 {
<a name="l03438"></a>03438     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03439"></a>03439     u32 gpio_val;
<a name="l03440"></a>03440     u8 port = params-&gt;port;
<a name="l03441"></a>03441 
<a name="l03442"></a>03442     <span class="comment">/* Set valid module led off */</span>
<a name="l03443"></a>03443     bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_0,
<a name="l03444"></a>03444               MISC_REGISTERS_GPIO_HIGH,
<a name="l03445"></a>03445               params-&gt;port);
<a name="l03446"></a>03446 
<a name="l03447"></a>03447     <span class="comment">/* Get current gpio val refelecting module plugged in / out*/</span>
<a name="l03448"></a>03448     gpio_val = bnx2x_get_gpio(bp,  MISC_REGISTERS_GPIO_3, port);
<a name="l03449"></a>03449 
<a name="l03450"></a>03450     <span class="comment">/* Call the handling function in case module is detected */</span>
<a name="l03451"></a>03451     <span class="keywordflow">if</span> (gpio_val == 0) {
<a name="l03452"></a>03452 
<a name="l03453"></a>03453         bnx2x_set_gpio_int(bp, MISC_REGISTERS_GPIO_3,
<a name="l03454"></a>03454                       MISC_REGISTERS_GPIO_INT_OUTPUT_CLR,
<a name="l03455"></a>03455                       port);
<a name="l03456"></a>03456 
<a name="l03457"></a>03457         <span class="keywordflow">if</span> (bnx2x_wait_for_sfp_module_initialized(params) ==
<a name="l03458"></a>03458             0)
<a name="l03459"></a>03459             bnx2x_sfp_module_detection(params);
<a name="l03460"></a>03460         <span class="keywordflow">else</span>
<a name="l03461"></a>03461             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SFP+ module is not initialized\n&quot;</span>);
<a name="l03462"></a>03462     } <span class="keywordflow">else</span> {
<a name="l03463"></a>03463         u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03464"></a>03464 
<a name="l03465"></a>03465         u32 ext_phy_type =
<a name="l03466"></a>03466             XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03467"></a>03467         u32 val = REG_RD(bp, params-&gt;shmem_base +
<a name="l03468"></a>03468                      offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>, dev_info.
<a name="l03469"></a>03469                           port_feature_config[params-&gt;port].
<a name="l03470"></a>03470                           config));
<a name="l03471"></a>03471 
<a name="l03472"></a>03472         bnx2x_set_gpio_int(bp, MISC_REGISTERS_GPIO_3,
<a name="l03473"></a>03473                       MISC_REGISTERS_GPIO_INT_OUTPUT_SET,
<a name="l03474"></a>03474                       port);
<a name="l03475"></a>03475         <span class="comment">/* Module was plugged out. */</span>
<a name="l03476"></a>03476         <span class="comment">/* Disable transmit for this module */</span>
<a name="l03477"></a>03477         <span class="keywordflow">if</span> ((val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
<a name="l03478"></a>03478             PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER)
<a name="l03479"></a>03479             bnx2x_sfp_set_transmitter(bp, params-&gt;port,
<a name="l03480"></a>03480                         ext_phy_type, ext_phy_addr, 0);
<a name="l03481"></a>03481     }
<a name="l03482"></a>03482 }
<a name="l03483"></a>03483 
<a name="l03484"></a>03484 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm807x_force_10G(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03485"></a>03485 {
<a name="l03486"></a>03486     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03487"></a>03487     u8 port = params-&gt;port;
<a name="l03488"></a>03488     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03489"></a>03489     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03490"></a>03490 
<a name="l03491"></a>03491     <span class="comment">/* Force KR or KX */</span>
<a name="l03492"></a>03492     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03493"></a>03493                MDIO_PMA_DEVAD,
<a name="l03494"></a>03494                MDIO_PMA_REG_CTRL,
<a name="l03495"></a>03495                0x2040);
<a name="l03496"></a>03496     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03497"></a>03497                MDIO_PMA_DEVAD,
<a name="l03498"></a>03498                MDIO_PMA_REG_10G_CTRL2,
<a name="l03499"></a>03499                0x000b);
<a name="l03500"></a>03500     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03501"></a>03501                MDIO_PMA_DEVAD,
<a name="l03502"></a>03502                MDIO_PMA_REG_BCM_CTRL,
<a name="l03503"></a>03503                0x0000);
<a name="l03504"></a>03504     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03505"></a>03505                MDIO_AN_DEVAD,
<a name="l03506"></a>03506                MDIO_AN_REG_CTRL,
<a name="l03507"></a>03507                0x0000);
<a name="l03508"></a>03508 }
<a name="l03509"></a>03509 
<a name="l03510"></a>03510 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_bcm8073_set_xaui_low_power_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03511"></a>03511 {
<a name="l03512"></a>03512     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03513"></a>03513     u8 port = params-&gt;port;
<a name="l03514"></a>03514     u16 val;
<a name="l03515"></a>03515     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03516"></a>03516     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03517"></a>03517 
<a name="l03518"></a>03518     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03519"></a>03519               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l03520"></a>03520               ext_phy_addr,
<a name="l03521"></a>03521               MDIO_PMA_DEVAD,
<a name="l03522"></a>03522               MDIO_PMA_REG_8073_CHIP_REV, &amp;val);
<a name="l03523"></a>03523 
<a name="l03524"></a>03524     <span class="keywordflow">if</span> (val == 0) {
<a name="l03525"></a>03525         <span class="comment">/* Mustn&#39;t set low power mode in 8073 A0 */</span>
<a name="l03526"></a>03526         <span class="keywordflow">return</span>;
<a name="l03527"></a>03527     }
<a name="l03528"></a>03528 
<a name="l03529"></a>03529     <span class="comment">/* Disable PLL sequencer (use read-modify-write to clear bit 13) */</span>
<a name="l03530"></a>03530     bnx2x_cl45_read(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03531"></a>03531                MDIO_XS_DEVAD,
<a name="l03532"></a>03532                MDIO_XS_PLL_SEQUENCER, &amp;val);
<a name="l03533"></a>03533     val &amp;= ~(1&lt;&lt;13);
<a name="l03534"></a>03534     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03535"></a>03535                MDIO_XS_DEVAD, MDIO_XS_PLL_SEQUENCER, val);
<a name="l03536"></a>03536 
<a name="l03537"></a>03537     <span class="comment">/* PLL controls */</span>
<a name="l03538"></a>03538     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03539"></a>03539                MDIO_XS_DEVAD, 0x805E, 0x1077);
<a name="l03540"></a>03540     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03541"></a>03541                MDIO_XS_DEVAD, 0x805D, 0x0000);
<a name="l03542"></a>03542     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03543"></a>03543                MDIO_XS_DEVAD, 0x805C, 0x030B);
<a name="l03544"></a>03544     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03545"></a>03545                MDIO_XS_DEVAD, 0x805B, 0x1240);
<a name="l03546"></a>03546     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03547"></a>03547                MDIO_XS_DEVAD, 0x805A, 0x2490);
<a name="l03548"></a>03548 
<a name="l03549"></a>03549     <span class="comment">/* Tx Controls */</span>
<a name="l03550"></a>03550     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03551"></a>03551                MDIO_XS_DEVAD, 0x80A7, 0x0C74);
<a name="l03552"></a>03552     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03553"></a>03553                MDIO_XS_DEVAD, 0x80A6, 0x9041);
<a name="l03554"></a>03554     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03555"></a>03555                MDIO_XS_DEVAD, 0x80A5, 0x4640);
<a name="l03556"></a>03556 
<a name="l03557"></a>03557     <span class="comment">/* Rx Controls */</span>
<a name="l03558"></a>03558     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03559"></a>03559                MDIO_XS_DEVAD, 0x80FE, 0x01C4);
<a name="l03560"></a>03560     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03561"></a>03561                MDIO_XS_DEVAD, 0x80FD, 0x9249);
<a name="l03562"></a>03562     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03563"></a>03563                MDIO_XS_DEVAD, 0x80FC, 0x2015);
<a name="l03564"></a>03564 
<a name="l03565"></a>03565     <span class="comment">/* Enable PLL sequencer  (use read-modify-write to set bit 13) */</span>
<a name="l03566"></a>03566     bnx2x_cl45_read(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03567"></a>03567               MDIO_XS_DEVAD,
<a name="l03568"></a>03568               MDIO_XS_PLL_SEQUENCER, &amp;val);
<a name="l03569"></a>03569     val |= (1&lt;&lt;13);
<a name="l03570"></a>03570     bnx2x_cl45_write(bp, port, ext_phy_type, ext_phy_addr,
<a name="l03571"></a>03571                MDIO_XS_DEVAD, MDIO_XS_PLL_SEQUENCER, val);
<a name="l03572"></a>03572 }
<a name="l03573"></a>03573 
<a name="l03574"></a>03574 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8073_set_pause_cl37(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03575"></a>03575                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l03576"></a>03576 {
<a name="l03577"></a>03577     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03578"></a>03578     u16 cl37_val;
<a name="l03579"></a>03579     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03580"></a>03580     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03581"></a>03581 
<a name="l03582"></a>03582     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03583"></a>03583               ext_phy_type,
<a name="l03584"></a>03584               ext_phy_addr,
<a name="l03585"></a>03585               MDIO_AN_DEVAD,
<a name="l03586"></a>03586               MDIO_AN_REG_CL37_FC_LD, &amp;cl37_val);
<a name="l03587"></a>03587 
<a name="l03588"></a>03588     cl37_val &amp;= ~MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
<a name="l03589"></a>03589     <span class="comment">/* Please refer to Table 28B-3 of 802.3ab-1999 spec. */</span>
<a name="l03590"></a>03590 
<a name="l03591"></a>03591     <span class="keywordflow">if</span> ((vars-&gt;ieee_fc &amp;
<a name="l03592"></a>03592         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC) ==
<a name="l03593"></a>03593         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC) {
<a name="l03594"></a>03594         cl37_val |=  MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC;
<a name="l03595"></a>03595     }
<a name="l03596"></a>03596     <span class="keywordflow">if</span> ((vars-&gt;ieee_fc &amp;
<a name="l03597"></a>03597         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) ==
<a name="l03598"></a>03598         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) {
<a name="l03599"></a>03599         cl37_val |=  MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
<a name="l03600"></a>03600     }
<a name="l03601"></a>03601     <span class="keywordflow">if</span> ((vars-&gt;ieee_fc &amp;
<a name="l03602"></a>03602         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) ==
<a name="l03603"></a>03603         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) {
<a name="l03604"></a>03604         cl37_val |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
<a name="l03605"></a>03605     }
<a name="l03606"></a>03606     DP(NETIF_MSG_LINK,
<a name="l03607"></a>03607          <span class="stringliteral">&quot;Ext phy AN advertize cl37 0x%x\n&quot;</span>, cl37_val);
<a name="l03608"></a>03608 
<a name="l03609"></a>03609     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03610"></a>03610                ext_phy_type,
<a name="l03611"></a>03611                ext_phy_addr,
<a name="l03612"></a>03612                MDIO_AN_DEVAD,
<a name="l03613"></a>03613                MDIO_AN_REG_CL37_FC_LD, cl37_val);
<a name="l03614"></a>03614     msleep(500);
<a name="l03615"></a>03615 }
<a name="l03616"></a>03616 
<a name="l03617"></a>03617 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_ext_phy_set_pause(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03618"></a>03618                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l03619"></a>03619 {
<a name="l03620"></a>03620     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03621"></a>03621     u16 val;
<a name="l03622"></a>03622     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03623"></a>03623     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03624"></a>03624 
<a name="l03625"></a>03625     <span class="comment">/* read modify write pause advertizing */</span>
<a name="l03626"></a>03626     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03627"></a>03627               ext_phy_type,
<a name="l03628"></a>03628               ext_phy_addr,
<a name="l03629"></a>03629               MDIO_AN_DEVAD,
<a name="l03630"></a>03630               MDIO_AN_REG_ADV_PAUSE, &amp;val);
<a name="l03631"></a>03631 
<a name="l03632"></a>03632     val &amp;= ~MDIO_AN_REG_ADV_PAUSE_BOTH;
<a name="l03633"></a>03633 
<a name="l03634"></a>03634     <span class="comment">/* Please refer to Table 28B-3 of 802.3ab-1999 spec. */</span>
<a name="l03635"></a>03635 
<a name="l03636"></a>03636     <span class="keywordflow">if</span> ((vars-&gt;ieee_fc &amp;
<a name="l03637"></a>03637         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) ==
<a name="l03638"></a>03638         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) {
<a name="l03639"></a>03639         val |=  MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC;
<a name="l03640"></a>03640     }
<a name="l03641"></a>03641     <span class="keywordflow">if</span> ((vars-&gt;ieee_fc &amp;
<a name="l03642"></a>03642         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) ==
<a name="l03643"></a>03643         MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) {
<a name="l03644"></a>03644         val |=
<a name="l03645"></a>03645          MDIO_AN_REG_ADV_PAUSE_PAUSE;
<a name="l03646"></a>03646     }
<a name="l03647"></a>03647     DP(NETIF_MSG_LINK,
<a name="l03648"></a>03648          <span class="stringliteral">&quot;Ext phy AN advertize 0x%x\n&quot;</span>, val);
<a name="l03649"></a>03649     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03650"></a>03650                ext_phy_type,
<a name="l03651"></a>03651                ext_phy_addr,
<a name="l03652"></a>03652                MDIO_AN_DEVAD,
<a name="l03653"></a>03653                MDIO_AN_REG_ADV_PAUSE, val);
<a name="l03654"></a>03654 }
<a name="l03655"></a>03655 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_preemphasis(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l03656"></a>03656 {
<a name="l03657"></a>03657     u16 bank, i = 0;
<a name="l03658"></a>03658     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03659"></a>03659 
<a name="l03660"></a>03660     <span class="keywordflow">for</span> (bank = MDIO_REG_BANK_RX0, i = 0; bank &lt;= MDIO_REG_BANK_RX3;
<a name="l03661"></a>03661           bank += (MDIO_REG_BANK_RX1-MDIO_REG_BANK_RX0), i++) {
<a name="l03662"></a>03662             CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l03663"></a>03663                           params-&gt;phy_addr,
<a name="l03664"></a>03664                           bank,
<a name="l03665"></a>03665                           MDIO_RX0_RX_EQ_BOOST,
<a name="l03666"></a>03666                           params-&gt;xgxs_config_rx[i]);
<a name="l03667"></a>03667     }
<a name="l03668"></a>03668 
<a name="l03669"></a>03669     <span class="keywordflow">for</span> (bank = MDIO_REG_BANK_TX0, i = 0; bank &lt;= MDIO_REG_BANK_TX3;
<a name="l03670"></a>03670               bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0), i++) {
<a name="l03671"></a>03671             CL45_WR_OVER_CL22(bp, params-&gt;port,
<a name="l03672"></a>03672                           params-&gt;phy_addr,
<a name="l03673"></a>03673                           bank,
<a name="l03674"></a>03674                           MDIO_TX0_TX_DRIVER,
<a name="l03675"></a>03675                           params-&gt;xgxs_config_tx[i]);
<a name="l03676"></a>03676     }
<a name="l03677"></a>03677 }
<a name="l03678"></a>03678 
<a name="l03679"></a>03679 
<a name="l03680"></a>03680 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8481_set_led4(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03681"></a>03681                   u32 ext_phy_type, u8 ext_phy_addr)
<a name="l03682"></a>03682 {
<a name="l03683"></a>03683     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03684"></a>03684 
<a name="l03685"></a>03685     <span class="comment">/* PHYC_CTL_LED_CTL */</span>
<a name="l03686"></a>03686     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03687"></a>03687                ext_phy_type,
<a name="l03688"></a>03688                ext_phy_addr,
<a name="l03689"></a>03689                MDIO_PMA_DEVAD,
<a name="l03690"></a>03690                MDIO_PMA_REG_8481_LINK_SIGNAL, 0xa482);
<a name="l03691"></a>03691 
<a name="l03692"></a>03692     <span class="comment">/* Unmask LED4 for 10G link */</span>
<a name="l03693"></a>03693     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03694"></a>03694                ext_phy_type,
<a name="l03695"></a>03695                ext_phy_addr,
<a name="l03696"></a>03696                MDIO_PMA_DEVAD,
<a name="l03697"></a>03697                MDIO_PMA_REG_8481_SIGNAL_MASK, (1&lt;&lt;6));
<a name="l03698"></a>03698     <span class="comment">/* &#39;Interrupt Mask&#39; */</span>
<a name="l03699"></a>03699     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03700"></a>03700                ext_phy_type,
<a name="l03701"></a>03701                ext_phy_addr,
<a name="l03702"></a>03702                MDIO_AN_DEVAD,
<a name="l03703"></a>03703                0xFFFB, 0xFFFD);
<a name="l03704"></a>03704 }
<a name="l03705"></a>03705 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8481_set_legacy_led_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03706"></a>03706                      u32 ext_phy_type, u8 ext_phy_addr)
<a name="l03707"></a>03707 {
<a name="l03708"></a>03708     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03709"></a>03709 
<a name="l03710"></a>03710     <span class="comment">/* LED1 (10G Link): Disable LED1 when 10/100/1000 link */</span>
<a name="l03711"></a>03711     <span class="comment">/* LED2 (1G/100/10 Link): Enable LED2 when 10/100/1000 link) */</span>
<a name="l03712"></a>03712     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03713"></a>03713                ext_phy_type,
<a name="l03714"></a>03714                ext_phy_addr,
<a name="l03715"></a>03715                MDIO_AN_DEVAD,
<a name="l03716"></a>03716                MDIO_AN_REG_8481_LEGACY_SHADOW,
<a name="l03717"></a>03717                (1&lt;&lt;15) | (0xd &lt;&lt; 10) | (0xc&lt;&lt;4) | 0xe);
<a name="l03718"></a>03718 }
<a name="l03719"></a>03719 
<a name="l03720"></a>03720 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8481_set_10G_led_mode(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03721"></a>03721                       u32 ext_phy_type, u8 ext_phy_addr)
<a name="l03722"></a>03722 {
<a name="l03723"></a>03723     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03724"></a>03724     u16 val1;
<a name="l03725"></a>03725 
<a name="l03726"></a>03726     <span class="comment">/* LED1 (10G Link) */</span>
<a name="l03727"></a>03727     <span class="comment">/* Enable continuse based on source 7(10G-link) */</span>
<a name="l03728"></a>03728     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03729"></a>03729                ext_phy_type,
<a name="l03730"></a>03730                ext_phy_addr,
<a name="l03731"></a>03731                MDIO_PMA_DEVAD,
<a name="l03732"></a>03732                MDIO_PMA_REG_8481_LINK_SIGNAL,
<a name="l03733"></a>03733                &amp;val1);
<a name="l03734"></a>03734     <span class="comment">/* Set bit 2 to 0, and bits [1:0] to 10 */</span>
<a name="l03735"></a>03735     val1 &amp;= ~((1&lt;&lt;0) | (1&lt;&lt;2) | (1&lt;&lt;7)); <span class="comment">/* Clear bits 0,2,7*/</span>
<a name="l03736"></a>03736     val1 |= ((1&lt;&lt;1) | (1&lt;&lt;6)); <span class="comment">/* Set bit 1, 6 */</span>
<a name="l03737"></a>03737 
<a name="l03738"></a>03738     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03739"></a>03739                ext_phy_type,
<a name="l03740"></a>03740                ext_phy_addr,
<a name="l03741"></a>03741                MDIO_PMA_DEVAD,
<a name="l03742"></a>03742                MDIO_PMA_REG_8481_LINK_SIGNAL,
<a name="l03743"></a>03743                val1);
<a name="l03744"></a>03744 
<a name="l03745"></a>03745     <span class="comment">/* Unmask LED1 for 10G link */</span>
<a name="l03746"></a>03746     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03747"></a>03747               ext_phy_type,
<a name="l03748"></a>03748               ext_phy_addr,
<a name="l03749"></a>03749               MDIO_PMA_DEVAD,
<a name="l03750"></a>03750               MDIO_PMA_REG_8481_LED1_MASK,
<a name="l03751"></a>03751               &amp;val1);
<a name="l03752"></a>03752     <span class="comment">/* Set bit 2 to 0, and bits [1:0] to 10 */</span>
<a name="l03753"></a>03753     val1 |= (1&lt;&lt;7);
<a name="l03754"></a>03754     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03755"></a>03755                ext_phy_type,
<a name="l03756"></a>03756                ext_phy_addr,
<a name="l03757"></a>03757                MDIO_PMA_DEVAD,
<a name="l03758"></a>03758                MDIO_PMA_REG_8481_LED1_MASK,
<a name="l03759"></a>03759                val1);
<a name="l03760"></a>03760 
<a name="l03761"></a>03761     <span class="comment">/* LED2 (1G/100/10G Link) */</span>
<a name="l03762"></a>03762     <span class="comment">/* Mask LED2 for 10G link */</span>
<a name="l03763"></a>03763     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03764"></a>03764                ext_phy_type,
<a name="l03765"></a>03765                ext_phy_addr,
<a name="l03766"></a>03766                MDIO_PMA_DEVAD,
<a name="l03767"></a>03767                MDIO_PMA_REG_8481_LED2_MASK,
<a name="l03768"></a>03768                0);
<a name="l03769"></a>03769 
<a name="l03770"></a>03770     <span class="comment">/* Unmask LED3 for 10G link */</span>
<a name="l03771"></a>03771     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03772"></a>03772                ext_phy_type,
<a name="l03773"></a>03773                ext_phy_addr,
<a name="l03774"></a>03774                MDIO_PMA_DEVAD,
<a name="l03775"></a>03775                MDIO_PMA_REG_8481_LED3_MASK,
<a name="l03776"></a>03776                0x6);
<a name="l03777"></a>03777     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03778"></a>03778                ext_phy_type,
<a name="l03779"></a>03779                ext_phy_addr,
<a name="l03780"></a>03780                MDIO_PMA_DEVAD,
<a name="l03781"></a>03781                MDIO_PMA_REG_8481_LED3_BLINK,
<a name="l03782"></a>03782                0);
<a name="l03783"></a>03783 }
<a name="l03784"></a>03784 
<a name="l03785"></a>03785 
<a name="l03786"></a>03786 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_internal_phy(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l03787"></a>03787                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l03788"></a>03788                   u8 enable_cl73)
<a name="l03789"></a>03789 {
<a name="l03790"></a>03790     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03791"></a>03791 
<a name="l03792"></a>03792     <span class="keywordflow">if</span> (!(vars-&gt;phy_flags &amp; PHY_SGMII_FLAG)) {
<a name="l03793"></a>03793         <span class="keywordflow">if</span> ((XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config) ==
<a name="l03794"></a>03794              PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l03795"></a>03795             (params-&gt;feature_config_flags &amp;
<a name="l03796"></a>03796              FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED))
<a name="l03797"></a>03797             bnx2x_set_preemphasis(params);
<a name="l03798"></a>03798 
<a name="l03799"></a>03799         <span class="comment">/* forced speed requested? */</span>
<a name="l03800"></a>03800         <span class="keywordflow">if</span> (vars-&gt;line_speed != SPEED_AUTO_NEG ||
<a name="l03801"></a>03801             ((XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config) ==
<a name="l03802"></a>03802              PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l03803"></a>03803               params-&gt;loopback_mode == LOOPBACK_EXT)) {
<a name="l03804"></a>03804             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;not SGMII, no AN\n&quot;</span>);
<a name="l03805"></a>03805 
<a name="l03806"></a>03806             <span class="comment">/* disable autoneg */</span>
<a name="l03807"></a>03807             bnx2x_set_autoneg(params, vars, 0);
<a name="l03808"></a>03808 
<a name="l03809"></a>03809             <span class="comment">/* program speed and duplex */</span>
<a name="l03810"></a>03810             bnx2x_program_serdes(params, vars);
<a name="l03811"></a>03811 
<a name="l03812"></a>03812         } <span class="keywordflow">else</span> { <span class="comment">/* AN_mode */</span>
<a name="l03813"></a>03813             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;not SGMII, AN\n&quot;</span>);
<a name="l03814"></a>03814 
<a name="l03815"></a>03815             <span class="comment">/* AN enabled */</span>
<a name="l03816"></a>03816             bnx2x_set_brcm_cl37_advertisment(params);
<a name="l03817"></a>03817 
<a name="l03818"></a>03818             <span class="comment">/* program duplex &amp; pause advertisement (for aneg) */</span>
<a name="l03819"></a>03819             bnx2x_set_ieee_aneg_advertisment(params,
<a name="l03820"></a>03820                                vars-&gt;ieee_fc);
<a name="l03821"></a>03821 
<a name="l03822"></a>03822             <span class="comment">/* enable autoneg */</span>
<a name="l03823"></a>03823             bnx2x_set_autoneg(params, vars, enable_cl73);
<a name="l03824"></a>03824 
<a name="l03825"></a>03825             <span class="comment">/* enable and restart AN */</span>
<a name="l03826"></a>03826             bnx2x_restart_autoneg(params, enable_cl73);
<a name="l03827"></a>03827         }
<a name="l03828"></a>03828 
<a name="l03829"></a>03829     } <span class="keywordflow">else</span> { <span class="comment">/* SGMII mode */</span>
<a name="l03830"></a>03830         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SGMII\n&quot;</span>);
<a name="l03831"></a>03831 
<a name="l03832"></a>03832         bnx2x_initialize_sgmii_process(params, vars);
<a name="l03833"></a>03833     }
<a name="l03834"></a>03834 }
<a name="l03835"></a>03835 
<a name="l03836"></a>03836 <span class="keyword">static</span> u8 bnx2x_ext_phy_init(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l03837"></a>03837 {
<a name="l03838"></a>03838     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l03839"></a>03839     u32 ext_phy_type;
<a name="l03840"></a>03840     u8 ext_phy_addr;
<a name="l03841"></a>03841     u16 cnt;
<a name="l03842"></a>03842     u16 ctrl = 0;
<a name="l03843"></a>03843     u16 val = 0;
<a name="l03844"></a>03844     u8 rc = 0;
<a name="l03845"></a>03845 
<a name="l03846"></a>03846     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l03847"></a>03847         ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l03848"></a>03848 
<a name="l03849"></a>03849         ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l03850"></a>03850         <span class="comment">/* Make sure that the soft reset is off (expect for the 8072:</span>
<a name="l03851"></a>03851 <span class="comment">         * due to the lock, it will be done inside the specific</span>
<a name="l03852"></a>03852 <span class="comment">         * handling)</span>
<a name="l03853"></a>03853 <span class="comment">         */</span>
<a name="l03854"></a>03854         <span class="keywordflow">if</span> ((ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l03855"></a>03855             (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE) &amp;&amp;
<a name="l03856"></a>03856            (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN) &amp;&amp;
<a name="l03857"></a>03857             (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072) &amp;&amp;
<a name="l03858"></a>03858             (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073)) {
<a name="l03859"></a>03859             <span class="comment">/* Wait for soft reset to get cleared upto 1 sec */</span>
<a name="l03860"></a>03860             <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 1000; cnt++) {
<a name="l03861"></a>03861                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03862"></a>03862                           ext_phy_type,
<a name="l03863"></a>03863                           ext_phy_addr,
<a name="l03864"></a>03864                           MDIO_PMA_DEVAD,
<a name="l03865"></a>03865                           MDIO_PMA_REG_CTRL, &amp;ctrl);
<a name="l03866"></a>03866                 <span class="keywordflow">if</span> (!(ctrl &amp; (1&lt;&lt;15)))
<a name="l03867"></a>03867                     <span class="keywordflow">break</span>;
<a name="l03868"></a>03868                 msleep(1);
<a name="l03869"></a>03869             }
<a name="l03870"></a>03870             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;control reg 0x%x (after %d ms)\n&quot;</span>,
<a name="l03871"></a>03871                  ctrl, cnt);
<a name="l03872"></a>03872         }
<a name="l03873"></a>03873 
<a name="l03874"></a>03874         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l03875"></a>03875         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l03876"></a>03876             <span class="keywordflow">break</span>;
<a name="l03877"></a>03877 
<a name="l03878"></a>03878         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
<a name="l03879"></a>03879             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8705\n&quot;</span>);
<a name="l03880"></a>03880 
<a name="l03881"></a>03881             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03882"></a>03882                        ext_phy_type,
<a name="l03883"></a>03883                        ext_phy_addr,
<a name="l03884"></a>03884                        MDIO_PMA_DEVAD,
<a name="l03885"></a>03885                        MDIO_PMA_REG_MISC_CTRL,
<a name="l03886"></a>03886                        0x8288);
<a name="l03887"></a>03887             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03888"></a>03888                        ext_phy_type,
<a name="l03889"></a>03889                        ext_phy_addr,
<a name="l03890"></a>03890                        MDIO_PMA_DEVAD,
<a name="l03891"></a>03891                        MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l03892"></a>03892                        0x7fbf);
<a name="l03893"></a>03893             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03894"></a>03894                        ext_phy_type,
<a name="l03895"></a>03895                        ext_phy_addr,
<a name="l03896"></a>03896                        MDIO_PMA_DEVAD,
<a name="l03897"></a>03897                        MDIO_PMA_REG_CMU_PLL_BYPASS,
<a name="l03898"></a>03898                        0x0100);
<a name="l03899"></a>03899             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03900"></a>03900                        ext_phy_type,
<a name="l03901"></a>03901                        ext_phy_addr,
<a name="l03902"></a>03902                        MDIO_WIS_DEVAD,
<a name="l03903"></a>03903                        MDIO_WIS_REG_LASI_CNTL, 0x1);
<a name="l03904"></a>03904 
<a name="l03905"></a>03905             <span class="comment">/* BCM8705 doesn&#39;t have microcode, hence the 0 */</span>
<a name="l03906"></a>03906             bnx2x_save_spirom_version(bp, params-&gt;port,
<a name="l03907"></a>03907                         params-&gt;shmem_base, 0);
<a name="l03908"></a>03908             <span class="keywordflow">break</span>;
<a name="l03909"></a>03909 
<a name="l03910"></a>03910         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
<a name="l03911"></a>03911             <span class="comment">/* Wait until fw is loaded */</span>
<a name="l03912"></a>03912             <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 100; cnt++) {
<a name="l03913"></a>03913                 bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l03914"></a>03914                           ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l03915"></a>03915                           MDIO_PMA_REG_ROM_VER1, &amp;val);
<a name="l03916"></a>03916                 <span class="keywordflow">if</span> (val)
<a name="l03917"></a>03917                     <span class="keywordflow">break</span>;
<a name="l03918"></a>03918                 msleep(10);
<a name="l03919"></a>03919             }
<a name="l03920"></a>03920             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8706 is initialized &quot;</span>
<a name="l03921"></a>03921                 <span class="stringliteral">&quot;after %d ms\n&quot;</span>, cnt);
<a name="l03922"></a>03922             <span class="keywordflow">if</span> ((params-&gt;feature_config_flags &amp;
<a name="l03923"></a>03923                  FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
<a name="l03924"></a>03924                 u8 i;
<a name="l03925"></a>03925                 u16 reg;
<a name="l03926"></a>03926                 <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++) {
<a name="l03927"></a>03927                     reg = MDIO_XS_8706_REG_BANK_RX0 +
<a name="l03928"></a>03928                         i*(MDIO_XS_8706_REG_BANK_RX1 -
<a name="l03929"></a>03929                            MDIO_XS_8706_REG_BANK_RX0);
<a name="l03930"></a>03930                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l03931"></a>03931                               ext_phy_type,
<a name="l03932"></a>03932                               ext_phy_addr,
<a name="l03933"></a>03933                               MDIO_XS_DEVAD,
<a name="l03934"></a>03934                               reg, &amp;val);
<a name="l03935"></a>03935                     <span class="comment">/* Clear first 3 bits of the control */</span>
<a name="l03936"></a>03936                     val &amp;= ~0x7;
<a name="l03937"></a>03937                     <span class="comment">/* Set control bits according to</span>
<a name="l03938"></a>03938 <span class="comment">                    configuation */</span>
<a name="l03939"></a>03939                     val |= (params-&gt;xgxs_config_rx[i] &amp;
<a name="l03940"></a>03940                         0x7);
<a name="l03941"></a>03941                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting RX&quot;</span>
<a name="l03942"></a>03942                          <span class="stringliteral">&quot;Equalizer to BCM8706 reg 0x%x&quot;</span>
<a name="l03943"></a>03943                          <span class="stringliteral">&quot; &lt;-- val 0x%x\n&quot;</span>, reg, val);
<a name="l03944"></a>03944                     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03945"></a>03945                                ext_phy_type,
<a name="l03946"></a>03946                                ext_phy_addr,
<a name="l03947"></a>03947                                MDIO_XS_DEVAD,
<a name="l03948"></a>03948                                reg, val);
<a name="l03949"></a>03949                 }
<a name="l03950"></a>03950             }
<a name="l03951"></a>03951             <span class="comment">/* Force speed */</span>
<a name="l03952"></a>03952             <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_10000) {
<a name="l03953"></a>03953                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8706 force 10Gbps\n&quot;</span>);
<a name="l03954"></a>03954 
<a name="l03955"></a>03955                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03956"></a>03956                            ext_phy_type,
<a name="l03957"></a>03957                            ext_phy_addr,
<a name="l03958"></a>03958                            MDIO_PMA_DEVAD,
<a name="l03959"></a>03959                            MDIO_PMA_REG_DIGITAL_CTRL,
<a name="l03960"></a>03960                            0x400);
<a name="l03961"></a>03961                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l03962"></a>03962                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l03963"></a>03963                            MDIO_PMA_REG_LASI_CTRL, 1);
<a name="l03964"></a>03964             } <span class="keywordflow">else</span> {
<a name="l03965"></a>03965                 <span class="comment">/* Force 1Gbps using autoneg with 1G</span>
<a name="l03966"></a>03966 <span class="comment">                advertisment */</span>
<a name="l03967"></a>03967 
<a name="l03968"></a>03968                 <span class="comment">/* Allow CL37 through CL73 */</span>
<a name="l03969"></a>03969                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8706 AutoNeg\n&quot;</span>);
<a name="l03970"></a>03970                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03971"></a>03971                            ext_phy_type,
<a name="l03972"></a>03972                            ext_phy_addr,
<a name="l03973"></a>03973                            MDIO_AN_DEVAD,
<a name="l03974"></a>03974                            MDIO_AN_REG_CL37_CL73,
<a name="l03975"></a>03975                            0x040c);
<a name="l03976"></a>03976 
<a name="l03977"></a>03977                 <span class="comment">/* Enable Full-Duplex advertisment on CL37 */</span>
<a name="l03978"></a>03978                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03979"></a>03979                            ext_phy_type,
<a name="l03980"></a>03980                            ext_phy_addr,
<a name="l03981"></a>03981                            MDIO_AN_DEVAD,
<a name="l03982"></a>03982                            MDIO_AN_REG_CL37_FC_LP,
<a name="l03983"></a>03983                            0x0020);
<a name="l03984"></a>03984                 <span class="comment">/* Enable CL37 AN */</span>
<a name="l03985"></a>03985                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03986"></a>03986                            ext_phy_type,
<a name="l03987"></a>03987                            ext_phy_addr,
<a name="l03988"></a>03988                            MDIO_AN_DEVAD,
<a name="l03989"></a>03989                            MDIO_AN_REG_CL37_AN,
<a name="l03990"></a>03990                            0x1000);
<a name="l03991"></a>03991                 <span class="comment">/* 1G support */</span>
<a name="l03992"></a>03992                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l03993"></a>03993                            ext_phy_type,
<a name="l03994"></a>03994                            ext_phy_addr,
<a name="l03995"></a>03995                            MDIO_AN_DEVAD,
<a name="l03996"></a>03996                            MDIO_AN_REG_ADV, (1&lt;&lt;5));
<a name="l03997"></a>03997 
<a name="l03998"></a>03998                 <span class="comment">/* Enable clause 73 AN */</span>
<a name="l03999"></a>03999                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04000"></a>04000                            ext_phy_type,
<a name="l04001"></a>04001                            ext_phy_addr,
<a name="l04002"></a>04002                            MDIO_AN_DEVAD,
<a name="l04003"></a>04003                            MDIO_AN_REG_CTRL,
<a name="l04004"></a>04004                            0x1200);
<a name="l04005"></a>04005                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04006"></a>04006                            ext_phy_type,
<a name="l04007"></a>04007                            ext_phy_addr,
<a name="l04008"></a>04008                            MDIO_PMA_DEVAD,
<a name="l04009"></a>04009                            MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l04010"></a>04010                            0x0400);
<a name="l04011"></a>04011                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04012"></a>04012                            ext_phy_type,
<a name="l04013"></a>04013                            ext_phy_addr,
<a name="l04014"></a>04014                            MDIO_PMA_DEVAD,
<a name="l04015"></a>04015                            MDIO_PMA_REG_LASI_CTRL, 0x0004);
<a name="l04016"></a>04016 
<a name="l04017"></a>04017             }
<a name="l04018"></a>04018             bnx2x_save_bcm_spirom_ver(bp, params-&gt;port,
<a name="l04019"></a>04019                         ext_phy_type,
<a name="l04020"></a>04020                         ext_phy_addr,
<a name="l04021"></a>04021                         params-&gt;shmem_base);
<a name="l04022"></a>04022             <span class="keywordflow">break</span>;
<a name="l04023"></a>04023         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l04024"></a>04024             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Initializing BCM8726\n&quot;</span>);
<a name="l04025"></a>04025             bnx2x_bcm8726_external_rom_boot(params);
<a name="l04026"></a>04026 
<a name="l04027"></a>04027             <span class="comment">/* Need to call module detected on initialization since</span>
<a name="l04028"></a>04028 <span class="comment">            the module detection triggered by actual module</span>
<a name="l04029"></a>04029 <span class="comment">            insertion might occur before driver is loaded, and when</span>
<a name="l04030"></a>04030 <span class="comment">            driver is loaded, it reset all registers, including the</span>
<a name="l04031"></a>04031 <span class="comment">            transmitter */</span>
<a name="l04032"></a>04032             bnx2x_sfp_module_detection(params);
<a name="l04033"></a>04033 
<a name="l04034"></a>04034             <span class="comment">/* Set Flow control */</span>
<a name="l04035"></a>04035             bnx2x_ext_phy_set_pause(params, vars);
<a name="l04036"></a>04036             <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_1000) {
<a name="l04037"></a>04037                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting 1G force\n&quot;</span>);
<a name="l04038"></a>04038                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04039"></a>04039                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04040"></a>04040                            MDIO_PMA_REG_CTRL, 0x40);
<a name="l04041"></a>04041                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04042"></a>04042                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04043"></a>04043                            MDIO_PMA_REG_10G_CTRL2, 0xD);
<a name="l04044"></a>04044                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04045"></a>04045                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04046"></a>04046                            MDIO_PMA_REG_LASI_CTRL, 0x5);
<a name="l04047"></a>04047                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04048"></a>04048                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04049"></a>04049                            MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l04050"></a>04050                            0x400);
<a name="l04051"></a>04051             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((params-&gt;req_line_speed ==
<a name="l04052"></a>04052                     SPEED_AUTO_NEG) &amp;&amp;
<a name="l04053"></a>04053                    ((params-&gt;speed_cap_mask &amp;
<a name="l04054"></a>04054                      PORT_HW_CFG_SPEED_CAPABILITY_D0_1G))) {
<a name="l04055"></a>04055                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting 1G clause37 \n&quot;</span>);
<a name="l04056"></a>04056                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04057"></a>04057                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04058"></a>04058                            MDIO_AN_REG_ADV, 0x20);
<a name="l04059"></a>04059                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04060"></a>04060                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04061"></a>04061                            MDIO_AN_REG_CL37_CL73, 0x040c);
<a name="l04062"></a>04062                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04063"></a>04063                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04064"></a>04064                            MDIO_AN_REG_CL37_FC_LD, 0x0020);
<a name="l04065"></a>04065                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04066"></a>04066                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04067"></a>04067                            MDIO_AN_REG_CL37_AN, 0x1000);
<a name="l04068"></a>04068                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04069"></a>04069                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04070"></a>04070                            MDIO_AN_REG_CTRL, 0x1200);
<a name="l04071"></a>04071 
<a name="l04072"></a>04072                 <span class="comment">/* Enable RX-ALARM control to receive</span>
<a name="l04073"></a>04073 <span class="comment">                interrupt for 1G speed change */</span>
<a name="l04074"></a>04074                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04075"></a>04075                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04076"></a>04076                            MDIO_PMA_REG_LASI_CTRL, 0x4);
<a name="l04077"></a>04077                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04078"></a>04078                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04079"></a>04079                            MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l04080"></a>04080                            0x400);
<a name="l04081"></a>04081 
<a name="l04082"></a>04082             } <span class="keywordflow">else</span> { <span class="comment">/* Default 10G. Set only LASI control */</span>
<a name="l04083"></a>04083                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04084"></a>04084                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04085"></a>04085                            MDIO_PMA_REG_LASI_CTRL, 1);
<a name="l04086"></a>04086             }
<a name="l04087"></a>04087 
<a name="l04088"></a>04088             <span class="comment">/* Set TX PreEmphasis if needed */</span>
<a name="l04089"></a>04089             <span class="keywordflow">if</span> ((params-&gt;feature_config_flags &amp;
<a name="l04090"></a>04090                  FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
<a name="l04091"></a>04091                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting TX_CTRL1 0x%x,&quot;</span>
<a name="l04092"></a>04092                      <span class="stringliteral">&quot;TX_CTRL2 0x%x\n&quot;</span>,
<a name="l04093"></a>04093                      params-&gt;xgxs_config_tx[0],
<a name="l04094"></a>04094                      params-&gt;xgxs_config_tx[1]);
<a name="l04095"></a>04095                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04096"></a>04096                            ext_phy_type,
<a name="l04097"></a>04097                            ext_phy_addr,
<a name="l04098"></a>04098                            MDIO_PMA_DEVAD,
<a name="l04099"></a>04099                            MDIO_PMA_REG_8726_TX_CTRL1,
<a name="l04100"></a>04100                            params-&gt;xgxs_config_tx[0]);
<a name="l04101"></a>04101 
<a name="l04102"></a>04102                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04103"></a>04103                            ext_phy_type,
<a name="l04104"></a>04104                            ext_phy_addr,
<a name="l04105"></a>04105                            MDIO_PMA_DEVAD,
<a name="l04106"></a>04106                            MDIO_PMA_REG_8726_TX_CTRL2,
<a name="l04107"></a>04107                            params-&gt;xgxs_config_tx[1]);
<a name="l04108"></a>04108             }
<a name="l04109"></a>04109             <span class="keywordflow">break</span>;
<a name="l04110"></a>04110         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l04111"></a>04111         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l04112"></a>04112         {
<a name="l04113"></a>04113             u16 tmp1;
<a name="l04114"></a>04114             u16 rx_alarm_ctrl_val;
<a name="l04115"></a>04115             u16 lasi_ctrl_val;
<a name="l04116"></a>04116             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l04117"></a>04117                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072) {
<a name="l04118"></a>04118                 rx_alarm_ctrl_val = 0x400;
<a name="l04119"></a>04119                 lasi_ctrl_val = 0x0004;
<a name="l04120"></a>04120             } <span class="keywordflow">else</span> {
<a name="l04121"></a>04121                 rx_alarm_ctrl_val = (1&lt;&lt;2);
<a name="l04122"></a>04122                 lasi_ctrl_val = 0x0004;
<a name="l04123"></a>04123             }
<a name="l04124"></a>04124 
<a name="l04125"></a>04125             <span class="comment">/* enable LASI */</span>
<a name="l04126"></a>04126             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04127"></a>04127                    ext_phy_type,
<a name="l04128"></a>04128                    ext_phy_addr,
<a name="l04129"></a>04129                    MDIO_PMA_DEVAD,
<a name="l04130"></a>04130                    MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l04131"></a>04131                    rx_alarm_ctrl_val);
<a name="l04132"></a>04132 
<a name="l04133"></a>04133             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04134"></a>04134                        ext_phy_type,
<a name="l04135"></a>04135                        ext_phy_addr,
<a name="l04136"></a>04136                        MDIO_PMA_DEVAD,
<a name="l04137"></a>04137                        MDIO_PMA_REG_LASI_CTRL,
<a name="l04138"></a>04138                        lasi_ctrl_val);
<a name="l04139"></a>04139 
<a name="l04140"></a>04140             bnx2x_8073_set_pause_cl37(params, vars);
<a name="l04141"></a>04141 
<a name="l04142"></a>04142             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l04143"></a>04143                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072)
<a name="l04144"></a>04144                 bnx2x_bcm8072_external_rom_boot(params);
<a name="l04145"></a>04145             <span class="keywordflow">else</span>
<a name="l04146"></a>04146                 <span class="comment">/* In case of 8073 with long xaui lines,</span>
<a name="l04147"></a>04147 <span class="comment">                don&#39;t set the 8073 xaui low power*/</span>
<a name="l04148"></a>04148                 bnx2x_bcm8073_set_xaui_low_power_mode(params);
<a name="l04149"></a>04149 
<a name="l04150"></a>04150             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04151"></a>04151                       ext_phy_type,
<a name="l04152"></a>04152                       ext_phy_addr,
<a name="l04153"></a>04153                       MDIO_PMA_DEVAD,
<a name="l04154"></a>04154                       MDIO_PMA_REG_M8051_MSGOUT_REG,
<a name="l04155"></a>04155                       &amp;tmp1);
<a name="l04156"></a>04156 
<a name="l04157"></a>04157             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04158"></a>04158                       ext_phy_type,
<a name="l04159"></a>04159                       ext_phy_addr,
<a name="l04160"></a>04160                       MDIO_PMA_DEVAD,
<a name="l04161"></a>04161                       MDIO_PMA_REG_RX_ALARM, &amp;tmp1);
<a name="l04162"></a>04162 
<a name="l04163"></a>04163             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Before rom RX_ALARM(port1):&quot;</span>
<a name="l04164"></a>04164                          <span class="stringliteral">&quot;0x%x\n&quot;</span>, tmp1);
<a name="l04165"></a>04165 
<a name="l04166"></a>04166             <span class="comment">/* If this is forced speed, set to KR or KX</span>
<a name="l04167"></a>04167 <span class="comment">             * (all other are not supported)</span>
<a name="l04168"></a>04168 <span class="comment">             */</span>
<a name="l04169"></a>04169             <span class="keywordflow">if</span> (params-&gt;loopback_mode == LOOPBACK_EXT) {
<a name="l04170"></a>04170                 bnx2x_bcm807x_force_10G(params);
<a name="l04171"></a>04171                 DP(NETIF_MSG_LINK,
<a name="l04172"></a>04172                     <span class="stringliteral">&quot;Forced speed 10G on 807X\n&quot;</span>);
<a name="l04173"></a>04173                 <span class="keywordflow">break</span>;
<a name="l04174"></a>04174             } <span class="keywordflow">else</span> {
<a name="l04175"></a>04175                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04176"></a>04176                            ext_phy_type, ext_phy_addr,
<a name="l04177"></a>04177                            MDIO_PMA_DEVAD,
<a name="l04178"></a>04178                            MDIO_PMA_REG_BCM_CTRL,
<a name="l04179"></a>04179                            0x0002);
<a name="l04180"></a>04180             }
<a name="l04181"></a>04181             <span class="keywordflow">if</span> (params-&gt;req_line_speed != SPEED_AUTO_NEG) {
<a name="l04182"></a>04182                 <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_10000) {
<a name="l04183"></a>04183                     val = (1&lt;&lt;7);
<a name="l04184"></a>04184                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (params-&gt;req_line_speed ==
<a name="l04185"></a>04185                        SPEED_2500) {
<a name="l04186"></a>04186                     val = (1&lt;&lt;5);
<a name="l04187"></a>04187                     <span class="comment">/* Note that 2.5G works only</span>
<a name="l04188"></a>04188 <span class="comment">                    when used with 1G advertisment */</span>
<a name="l04189"></a>04189                 } <span class="keywordflow">else</span>
<a name="l04190"></a>04190                     val = (1&lt;&lt;5);
<a name="l04191"></a>04191             } <span class="keywordflow">else</span> {
<a name="l04192"></a>04192 
<a name="l04193"></a>04193                 val = 0;
<a name="l04194"></a>04194                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04195"></a>04195                     PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
<a name="l04196"></a>04196                     val |= (1&lt;&lt;7);
<a name="l04197"></a>04197 
<a name="l04198"></a>04198                 <span class="comment">/* Note that 2.5G works only when</span>
<a name="l04199"></a>04199 <span class="comment">                used with 1G advertisment */</span>
<a name="l04200"></a>04200                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04201"></a>04201                     (PORT_HW_CFG_SPEED_CAPABILITY_D0_1G |
<a name="l04202"></a>04202                      PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G))
<a name="l04203"></a>04203                     val |= (1&lt;&lt;5);
<a name="l04204"></a>04204                 DP(NETIF_MSG_LINK,
<a name="l04205"></a>04205                      <span class="stringliteral">&quot;807x autoneg val = 0x%x\n&quot;</span>, val);
<a name="l04206"></a>04206             }
<a name="l04207"></a>04207 
<a name="l04208"></a>04208             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04209"></a>04209                        ext_phy_type,
<a name="l04210"></a>04210                        ext_phy_addr,
<a name="l04211"></a>04211                        MDIO_AN_DEVAD,
<a name="l04212"></a>04212                        MDIO_AN_REG_ADV, val);
<a name="l04213"></a>04213             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l04214"></a>04214                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073) {
<a name="l04215"></a>04215                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04216"></a>04216                           ext_phy_type,
<a name="l04217"></a>04217                           ext_phy_addr,
<a name="l04218"></a>04218                           MDIO_AN_DEVAD,
<a name="l04219"></a>04219                           MDIO_AN_REG_8073_2_5G, &amp;tmp1);
<a name="l04220"></a>04220 
<a name="l04221"></a>04221                 <span class="keywordflow">if</span> (((params-&gt;speed_cap_mask &amp;
<a name="l04222"></a>04222                       PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G) &amp;&amp;
<a name="l04223"></a>04223                      (params-&gt;req_line_speed ==
<a name="l04224"></a>04224                       SPEED_AUTO_NEG)) ||
<a name="l04225"></a>04225                     (params-&gt;req_line_speed ==
<a name="l04226"></a>04226                      SPEED_2500)) {
<a name="l04227"></a>04227                     u16 phy_ver;
<a name="l04228"></a>04228                     <span class="comment">/* Allow 2.5G for A1 and above */</span>
<a name="l04229"></a>04229                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04230"></a>04230                      PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l04231"></a>04231                      ext_phy_addr,
<a name="l04232"></a>04232                      MDIO_PMA_DEVAD,
<a name="l04233"></a>04233                      MDIO_PMA_REG_8073_CHIP_REV, &amp;phy_ver);
<a name="l04234"></a>04234                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Add 2.5G\n&quot;</span>);
<a name="l04235"></a>04235                     <span class="keywordflow">if</span> (phy_ver &gt; 0)
<a name="l04236"></a>04236                         tmp1 |= 1;
<a name="l04237"></a>04237                     <span class="keywordflow">else</span>
<a name="l04238"></a>04238                         tmp1 &amp;= 0xfffe;
<a name="l04239"></a>04239                 } <span class="keywordflow">else</span> {
<a name="l04240"></a>04240                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Disable 2.5G\n&quot;</span>);
<a name="l04241"></a>04241                     tmp1 &amp;= 0xfffe;
<a name="l04242"></a>04242                 }
<a name="l04243"></a>04243 
<a name="l04244"></a>04244                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04245"></a>04245                            ext_phy_type,
<a name="l04246"></a>04246                            ext_phy_addr,
<a name="l04247"></a>04247                            MDIO_AN_DEVAD,
<a name="l04248"></a>04248                            MDIO_AN_REG_8073_2_5G, tmp1);
<a name="l04249"></a>04249             }
<a name="l04250"></a>04250 
<a name="l04251"></a>04251             <span class="comment">/* Add support for CL37 (passive mode) II */</span>
<a name="l04252"></a>04252 
<a name="l04253"></a>04253             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04254"></a>04254                        ext_phy_type,
<a name="l04255"></a>04255                        ext_phy_addr,
<a name="l04256"></a>04256                        MDIO_AN_DEVAD,
<a name="l04257"></a>04257                        MDIO_AN_REG_CL37_FC_LD,
<a name="l04258"></a>04258                        &amp;tmp1);
<a name="l04259"></a>04259 
<a name="l04260"></a>04260             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04261"></a>04261                        ext_phy_type,
<a name="l04262"></a>04262                        ext_phy_addr,
<a name="l04263"></a>04263                        MDIO_AN_DEVAD,
<a name="l04264"></a>04264                        MDIO_AN_REG_CL37_FC_LD, (tmp1 |
<a name="l04265"></a>04265                        ((params-&gt;req_duplex == DUPLEX_FULL) ?
<a name="l04266"></a>04266                        0x20 : 0x40)));
<a name="l04267"></a>04267 
<a name="l04268"></a>04268             <span class="comment">/* Add support for CL37 (passive mode) III */</span>
<a name="l04269"></a>04269             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04270"></a>04270                        ext_phy_type,
<a name="l04271"></a>04271                        ext_phy_addr,
<a name="l04272"></a>04272                        MDIO_AN_DEVAD,
<a name="l04273"></a>04273                        MDIO_AN_REG_CL37_AN, 0x1000);
<a name="l04274"></a>04274 
<a name="l04275"></a>04275             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l04276"></a>04276                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073) {
<a name="l04277"></a>04277                 <span class="comment">/* The SNR will improve about 2db by changing</span>
<a name="l04278"></a>04278 <span class="comment">                BW and FEE main tap. Rest commands are executed</span>
<a name="l04279"></a>04279 <span class="comment">                after link is up*/</span>
<a name="l04280"></a>04280                 <span class="comment">/*Change FFE main cursor to 5 in EDC register*/</span>
<a name="l04281"></a>04281                 <span class="keywordflow">if</span> (bnx2x_8073_is_snr_needed(params))
<a name="l04282"></a>04282                     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04283"></a>04283                             ext_phy_type,
<a name="l04284"></a>04284                             ext_phy_addr,
<a name="l04285"></a>04285                             MDIO_PMA_DEVAD,
<a name="l04286"></a>04286                             MDIO_PMA_REG_EDC_FFE_MAIN,
<a name="l04287"></a>04287                             0xFB0C);
<a name="l04288"></a>04288 
<a name="l04289"></a>04289                 <span class="comment">/* Enable FEC (Forware Error Correction)</span>
<a name="l04290"></a>04290 <span class="comment">                Request in the AN */</span>
<a name="l04291"></a>04291                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04292"></a>04292                           ext_phy_type,
<a name="l04293"></a>04293                           ext_phy_addr,
<a name="l04294"></a>04294                           MDIO_AN_DEVAD,
<a name="l04295"></a>04295                           MDIO_AN_REG_ADV2, &amp;tmp1);
<a name="l04296"></a>04296 
<a name="l04297"></a>04297                 tmp1 |= (1&lt;&lt;15);
<a name="l04298"></a>04298 
<a name="l04299"></a>04299                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04300"></a>04300                            ext_phy_type,
<a name="l04301"></a>04301                            ext_phy_addr,
<a name="l04302"></a>04302                            MDIO_AN_DEVAD,
<a name="l04303"></a>04303                            MDIO_AN_REG_ADV2, tmp1);
<a name="l04304"></a>04304 
<a name="l04305"></a>04305             }
<a name="l04306"></a>04306 
<a name="l04307"></a>04307             bnx2x_ext_phy_set_pause(params, vars);
<a name="l04308"></a>04308 
<a name="l04309"></a>04309             <span class="comment">/* Restart autoneg */</span>
<a name="l04310"></a>04310             msleep(500);
<a name="l04311"></a>04311             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04312"></a>04312                        ext_phy_type,
<a name="l04313"></a>04313                        ext_phy_addr,
<a name="l04314"></a>04314                        MDIO_AN_DEVAD,
<a name="l04315"></a>04315                        MDIO_AN_REG_CTRL, 0x1200);
<a name="l04316"></a>04316             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;807x Autoneg Restart: &quot;</span>
<a name="l04317"></a>04317                <span class="stringliteral">&quot;Advertise 1G=%x, 10G=%x\n&quot;</span>,
<a name="l04318"></a>04318                ((val &amp; (1&lt;&lt;5)) &gt; 0),
<a name="l04319"></a>04319                ((val &amp; (1&lt;&lt;7)) &gt; 0));
<a name="l04320"></a>04320             <span class="keywordflow">break</span>;
<a name="l04321"></a>04321         }
<a name="l04322"></a>04322 
<a name="l04323"></a>04323         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l04324"></a>04324         {
<a name="l04325"></a>04325             u16 tmp1;
<a name="l04326"></a>04326             u16 rx_alarm_ctrl_val;
<a name="l04327"></a>04327             u16 lasi_ctrl_val;
<a name="l04328"></a>04328 
<a name="l04329"></a>04329             <span class="comment">/* Enable PMD link, MOD_ABS_FLT, and 1G link alarm */</span>
<a name="l04330"></a>04330 
<a name="l04331"></a>04331             u16 mod_abs;
<a name="l04332"></a>04332             rx_alarm_ctrl_val = (1&lt;&lt;2) | (1&lt;&lt;5) ;
<a name="l04333"></a>04333             lasi_ctrl_val = 0x0004;
<a name="l04334"></a>04334 
<a name="l04335"></a>04335             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Initializing BCM8727\n&quot;</span>);
<a name="l04336"></a>04336             <span class="comment">/* enable LASI */</span>
<a name="l04337"></a>04337             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04338"></a>04338                        ext_phy_type,
<a name="l04339"></a>04339                        ext_phy_addr,
<a name="l04340"></a>04340                        MDIO_PMA_DEVAD,
<a name="l04341"></a>04341                        MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l04342"></a>04342                        rx_alarm_ctrl_val);
<a name="l04343"></a>04343 
<a name="l04344"></a>04344             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04345"></a>04345                        ext_phy_type,
<a name="l04346"></a>04346                        ext_phy_addr,
<a name="l04347"></a>04347                        MDIO_PMA_DEVAD,
<a name="l04348"></a>04348                        MDIO_PMA_REG_LASI_CTRL,
<a name="l04349"></a>04349                        lasi_ctrl_val);
<a name="l04350"></a>04350 
<a name="l04351"></a>04351             <span class="comment">/* Initially configure  MOD_ABS to interrupt when</span>
<a name="l04352"></a>04352 <span class="comment">            module is presence( bit 8) */</span>
<a name="l04353"></a>04353             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04354"></a>04354                       ext_phy_type,
<a name="l04355"></a>04355                       ext_phy_addr,
<a name="l04356"></a>04356                       MDIO_PMA_DEVAD,
<a name="l04357"></a>04357                       MDIO_PMA_REG_PHY_IDENTIFIER, &amp;mod_abs);
<a name="l04358"></a>04358             <span class="comment">/* Set EDC off by setting OPTXLOS signal input to low</span>
<a name="l04359"></a>04359 <span class="comment">            (bit 9).</span>
<a name="l04360"></a>04360 <span class="comment">            When the EDC is off it locks onto a reference clock and</span>
<a name="l04361"></a>04361 <span class="comment">            avoids becoming &#39;lost&#39;.*/</span>
<a name="l04362"></a>04362             mod_abs &amp;= ~((1&lt;&lt;8) | (1&lt;&lt;9));
<a name="l04363"></a>04363             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04364"></a>04364                        ext_phy_type,
<a name="l04365"></a>04365                        ext_phy_addr,
<a name="l04366"></a>04366                        MDIO_PMA_DEVAD,
<a name="l04367"></a>04367                        MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
<a name="l04368"></a>04368 
<a name="l04369"></a>04369             <span class="comment">/* Make MOD_ABS give interrupt on change */</span>
<a name="l04370"></a>04370             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04371"></a>04371                       ext_phy_type,
<a name="l04372"></a>04372                       ext_phy_addr,
<a name="l04373"></a>04373                       MDIO_PMA_DEVAD,
<a name="l04374"></a>04374                       MDIO_PMA_REG_8727_PCS_OPT_CTRL,
<a name="l04375"></a>04375                       &amp;val);
<a name="l04376"></a>04376             val |= (1&lt;&lt;12);
<a name="l04377"></a>04377             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04378"></a>04378                        ext_phy_type,
<a name="l04379"></a>04379                        ext_phy_addr,
<a name="l04380"></a>04380                        MDIO_PMA_DEVAD,
<a name="l04381"></a>04381                        MDIO_PMA_REG_8727_PCS_OPT_CTRL,
<a name="l04382"></a>04382                        val);
<a name="l04383"></a>04383 
<a name="l04384"></a>04384             <span class="comment">/* Set 8727 GPIOs to input to allow reading from the</span>
<a name="l04385"></a>04385 <span class="comment">            8727 GPIO0 status which reflect SFP+ module</span>
<a name="l04386"></a>04386 <span class="comment">            over-current */</span>
<a name="l04387"></a>04387 
<a name="l04388"></a>04388             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04389"></a>04389                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04390"></a>04390                        ext_phy_addr,
<a name="l04391"></a>04391                        MDIO_PMA_DEVAD,
<a name="l04392"></a>04392                        MDIO_PMA_REG_8727_PCS_OPT_CTRL,
<a name="l04393"></a>04393                        &amp;val);
<a name="l04394"></a>04394             val &amp;= 0xff8f; <span class="comment">/* Reset bits 4-6 */</span>
<a name="l04395"></a>04395             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04396"></a>04396                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04397"></a>04397                        ext_phy_addr,
<a name="l04398"></a>04398                        MDIO_PMA_DEVAD,
<a name="l04399"></a>04399                        MDIO_PMA_REG_8727_PCS_OPT_CTRL,
<a name="l04400"></a>04400                        val);
<a name="l04401"></a>04401 
<a name="l04402"></a>04402             bnx2x_8727_power_module(bp, params, ext_phy_addr, 1);
<a name="l04403"></a>04403             bnx2x_bcm8073_set_xaui_low_power_mode(params);
<a name="l04404"></a>04404 
<a name="l04405"></a>04405             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04406"></a>04406                       ext_phy_type,
<a name="l04407"></a>04407                       ext_phy_addr,
<a name="l04408"></a>04408                       MDIO_PMA_DEVAD,
<a name="l04409"></a>04409                       MDIO_PMA_REG_M8051_MSGOUT_REG,
<a name="l04410"></a>04410                       &amp;tmp1);
<a name="l04411"></a>04411 
<a name="l04412"></a>04412             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04413"></a>04413                       ext_phy_type,
<a name="l04414"></a>04414                       ext_phy_addr,
<a name="l04415"></a>04415                       MDIO_PMA_DEVAD,
<a name="l04416"></a>04416                       MDIO_PMA_REG_RX_ALARM, &amp;tmp1);
<a name="l04417"></a>04417 
<a name="l04418"></a>04418             <span class="comment">/* Set option 1G speed */</span>
<a name="l04419"></a>04419             <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_1000) {
<a name="l04420"></a>04420 
<a name="l04421"></a>04421                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting 1G force\n&quot;</span>);
<a name="l04422"></a>04422                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04423"></a>04423                            ext_phy_type,
<a name="l04424"></a>04424                            ext_phy_addr,
<a name="l04425"></a>04425                            MDIO_PMA_DEVAD,
<a name="l04426"></a>04426                            MDIO_PMA_REG_CTRL, 0x40);
<a name="l04427"></a>04427                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04428"></a>04428                            ext_phy_type,
<a name="l04429"></a>04429                            ext_phy_addr,
<a name="l04430"></a>04430                            MDIO_PMA_DEVAD,
<a name="l04431"></a>04431                            MDIO_PMA_REG_10G_CTRL2, 0xD);
<a name="l04432"></a>04432                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04433"></a>04433                       ext_phy_type,
<a name="l04434"></a>04434                       ext_phy_addr,
<a name="l04435"></a>04435                       MDIO_PMA_DEVAD,
<a name="l04436"></a>04436                       MDIO_PMA_REG_10G_CTRL2, &amp;tmp1);
<a name="l04437"></a>04437                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;1.7 = 0x%x \n&quot;</span>, tmp1);
<a name="l04438"></a>04438 
<a name="l04439"></a>04439             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((params-&gt;req_line_speed ==
<a name="l04440"></a>04440                     SPEED_AUTO_NEG) &amp;&amp;
<a name="l04441"></a>04441                    ((params-&gt;speed_cap_mask &amp;
<a name="l04442"></a>04442                      PORT_HW_CFG_SPEED_CAPABILITY_D0_1G))) {
<a name="l04443"></a>04443 
<a name="l04444"></a>04444                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting 1G clause37 \n&quot;</span>);
<a name="l04445"></a>04445                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04446"></a>04446                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04447"></a>04447                            MDIO_PMA_REG_8727_MISC_CTRL, 0);
<a name="l04448"></a>04448                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04449"></a>04449                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04450"></a>04450                            MDIO_AN_REG_CL37_AN, 0x1300);
<a name="l04451"></a>04451             } <span class="keywordflow">else</span> {
<a name="l04452"></a>04452                 <span class="comment">/* Since the 8727 has only single reset pin,</span>
<a name="l04453"></a>04453 <span class="comment">                need to set the 10G registers although it is</span>
<a name="l04454"></a>04454 <span class="comment">                default */</span>
<a name="l04455"></a>04455                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04456"></a>04456                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04457"></a>04457                            MDIO_AN_REG_CTRL, 0x0020);
<a name="l04458"></a>04458                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04459"></a>04459                            ext_phy_addr, MDIO_AN_DEVAD,
<a name="l04460"></a>04460                            0x7, 0x0100);
<a name="l04461"></a>04461                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04462"></a>04462                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04463"></a>04463                            MDIO_PMA_REG_CTRL, 0x2040);
<a name="l04464"></a>04464                 bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l04465"></a>04465                            ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04466"></a>04466                            MDIO_PMA_REG_10G_CTRL2, 0x0008);
<a name="l04467"></a>04467             }
<a name="l04468"></a>04468 
<a name="l04469"></a>04469             <span class="comment">/* Set 2-wire transfer rate to 400Khz since 100Khz</span>
<a name="l04470"></a>04470 <span class="comment">            is not operational */</span>
<a name="l04471"></a>04471             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04472"></a>04472                        ext_phy_type,
<a name="l04473"></a>04473                        ext_phy_addr,
<a name="l04474"></a>04474                        MDIO_PMA_DEVAD,
<a name="l04475"></a>04475                        MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR,
<a name="l04476"></a>04476                        0xa101);
<a name="l04477"></a>04477 
<a name="l04478"></a>04478             <span class="comment">/* Set TX PreEmphasis if needed */</span>
<a name="l04479"></a>04479             <span class="keywordflow">if</span> ((params-&gt;feature_config_flags &amp;
<a name="l04480"></a>04480                  FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
<a name="l04481"></a>04481                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting TX_CTRL1 0x%x,&quot;</span>
<a name="l04482"></a>04482                      <span class="stringliteral">&quot;TX_CTRL2 0x%x\n&quot;</span>,
<a name="l04483"></a>04483                      params-&gt;xgxs_config_tx[0],
<a name="l04484"></a>04484                      params-&gt;xgxs_config_tx[1]);
<a name="l04485"></a>04485                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04486"></a>04486                            ext_phy_type,
<a name="l04487"></a>04487                            ext_phy_addr,
<a name="l04488"></a>04488                            MDIO_PMA_DEVAD,
<a name="l04489"></a>04489                            MDIO_PMA_REG_8727_TX_CTRL1,
<a name="l04490"></a>04490                            params-&gt;xgxs_config_tx[0]);
<a name="l04491"></a>04491 
<a name="l04492"></a>04492                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04493"></a>04493                            ext_phy_type,
<a name="l04494"></a>04494                            ext_phy_addr,
<a name="l04495"></a>04495                            MDIO_PMA_DEVAD,
<a name="l04496"></a>04496                            MDIO_PMA_REG_8727_TX_CTRL2,
<a name="l04497"></a>04497                            params-&gt;xgxs_config_tx[1]);
<a name="l04498"></a>04498             }
<a name="l04499"></a>04499 
<a name="l04500"></a>04500             <span class="keywordflow">break</span>;
<a name="l04501"></a>04501         }
<a name="l04502"></a>04502 
<a name="l04503"></a>04503         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l04504"></a>04504         {
<a name="l04505"></a>04505             u16 fw_ver1, fw_ver2;
<a name="l04506"></a>04506             DP(NETIF_MSG_LINK,
<a name="l04507"></a>04507                 <span class="stringliteral">&quot;Setting the SFX7101 LASI indication\n&quot;</span>);
<a name="l04508"></a>04508 
<a name="l04509"></a>04509             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04510"></a>04510                        ext_phy_type,
<a name="l04511"></a>04511                        ext_phy_addr,
<a name="l04512"></a>04512                        MDIO_PMA_DEVAD,
<a name="l04513"></a>04513                        MDIO_PMA_REG_LASI_CTRL, 0x1);
<a name="l04514"></a>04514             DP(NETIF_MSG_LINK,
<a name="l04515"></a>04515               <span class="stringliteral">&quot;Setting the SFX7101 LED to blink on traffic\n&quot;</span>);
<a name="l04516"></a>04516             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04517"></a>04517                        ext_phy_type,
<a name="l04518"></a>04518                        ext_phy_addr,
<a name="l04519"></a>04519                        MDIO_PMA_DEVAD,
<a name="l04520"></a>04520                        MDIO_PMA_REG_7107_LED_CNTL, (1&lt;&lt;3));
<a name="l04521"></a>04521 
<a name="l04522"></a>04522             bnx2x_ext_phy_set_pause(params, vars);
<a name="l04523"></a>04523             <span class="comment">/* Restart autoneg */</span>
<a name="l04524"></a>04524             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04525"></a>04525                       ext_phy_type,
<a name="l04526"></a>04526                       ext_phy_addr,
<a name="l04527"></a>04527                       MDIO_AN_DEVAD,
<a name="l04528"></a>04528                       MDIO_AN_REG_CTRL, &amp;val);
<a name="l04529"></a>04529             val |= 0x200;
<a name="l04530"></a>04530             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04531"></a>04531                        ext_phy_type,
<a name="l04532"></a>04532                        ext_phy_addr,
<a name="l04533"></a>04533                        MDIO_AN_DEVAD,
<a name="l04534"></a>04534                        MDIO_AN_REG_CTRL, val);
<a name="l04535"></a>04535 
<a name="l04536"></a>04536             <span class="comment">/* Save spirom version */</span>
<a name="l04537"></a>04537             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04538"></a>04538                       ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04539"></a>04539                       MDIO_PMA_REG_7101_VER1, &amp;fw_ver1);
<a name="l04540"></a>04540 
<a name="l04541"></a>04541             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04542"></a>04542                       ext_phy_addr, MDIO_PMA_DEVAD,
<a name="l04543"></a>04543                       MDIO_PMA_REG_7101_VER2, &amp;fw_ver2);
<a name="l04544"></a>04544 
<a name="l04545"></a>04545             bnx2x_save_spirom_version(params-&gt;bp, params-&gt;port,
<a name="l04546"></a>04546                         params-&gt;shmem_base,
<a name="l04547"></a>04547                         (u32)(fw_ver1&lt;&lt;16 | fw_ver2));
<a name="l04548"></a>04548             <span class="keywordflow">break</span>;
<a name="l04549"></a>04549         }
<a name="l04550"></a>04550         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
<a name="l04551"></a>04551         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l04552"></a>04552             <span class="comment">/* This phy uses the NIG latch mechanism since link</span>
<a name="l04553"></a>04553 <span class="comment">                indication arrives through its LED4 and not via</span>
<a name="l04554"></a>04554 <span class="comment">                its LASI signal, so we get steady signal</span>
<a name="l04555"></a>04555 <span class="comment">                instead of clear on read */</span>
<a name="l04556"></a>04556             bnx2x_bits_en(bp, NIG_REG_LATCH_BC_0 + params-&gt;port*4,
<a name="l04557"></a>04557                     1 &lt;&lt; NIG_LATCH_BC_ENABLE_MI_INT);
<a name="l04558"></a>04558 
<a name="l04559"></a>04559             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04560"></a>04560                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l04561"></a>04561                        ext_phy_addr,
<a name="l04562"></a>04562                        MDIO_PMA_DEVAD,
<a name="l04563"></a>04563                        MDIO_PMA_REG_CTRL, 0x0000);
<a name="l04564"></a>04564 
<a name="l04565"></a>04565             bnx2x_8481_set_led4(params, ext_phy_type, ext_phy_addr);
<a name="l04566"></a>04566             <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_AUTO_NEG) {
<a name="l04567"></a>04567 
<a name="l04568"></a>04568                 u16 autoneg_val, an_1000_val, an_10_100_val;
<a name="l04569"></a>04569                 <span class="comment">/* set 1000 speed advertisement */</span>
<a name="l04570"></a>04570                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04571"></a>04571                           ext_phy_type,
<a name="l04572"></a>04572                           ext_phy_addr,
<a name="l04573"></a>04573                           MDIO_AN_DEVAD,
<a name="l04574"></a>04574                           MDIO_AN_REG_8481_1000T_CTRL,
<a name="l04575"></a>04575                           &amp;an_1000_val);
<a name="l04576"></a>04576 
<a name="l04577"></a>04577                 bnx2x_ext_phy_set_pause(params, vars);
<a name="l04578"></a>04578 
<a name="l04579"></a>04579                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04580"></a>04580                     PORT_HW_CFG_SPEED_CAPABILITY_D0_1G) {
<a name="l04581"></a>04581                     an_1000_val |= (1&lt;&lt;8);
<a name="l04582"></a>04582                     <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l04583"></a>04583                         an_1000_val |= (1&lt;&lt;9);
<a name="l04584"></a>04584                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Advertising 1G\n&quot;</span>);
<a name="l04585"></a>04585                 } <span class="keywordflow">else</span>
<a name="l04586"></a>04586                     an_1000_val &amp;= ~((1&lt;&lt;8) | (1&lt;&lt;9));
<a name="l04587"></a>04587 
<a name="l04588"></a>04588                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04589"></a>04589                            ext_phy_type,
<a name="l04590"></a>04590                            ext_phy_addr,
<a name="l04591"></a>04591                            MDIO_AN_DEVAD,
<a name="l04592"></a>04592                            MDIO_AN_REG_8481_1000T_CTRL,
<a name="l04593"></a>04593                            an_1000_val);
<a name="l04594"></a>04594 
<a name="l04595"></a>04595                 <span class="comment">/* set 100 speed advertisement */</span>
<a name="l04596"></a>04596                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04597"></a>04597                           ext_phy_type,
<a name="l04598"></a>04598                           ext_phy_addr,
<a name="l04599"></a>04599                           MDIO_AN_DEVAD,
<a name="l04600"></a>04600                           MDIO_AN_REG_8481_LEGACY_AN_ADV,
<a name="l04601"></a>04601                           &amp;an_10_100_val);
<a name="l04602"></a>04602 
<a name="l04603"></a>04603                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04604"></a>04604                  (PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL |
<a name="l04605"></a>04605                   PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF)) {
<a name="l04606"></a>04606                     an_10_100_val |= (1&lt;&lt;7);
<a name="l04607"></a>04607                     <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l04608"></a>04608                         an_10_100_val |= (1&lt;&lt;8);
<a name="l04609"></a>04609                     DP(NETIF_MSG_LINK,
<a name="l04610"></a>04610                         <span class="stringliteral">&quot;Advertising 100M\n&quot;</span>);
<a name="l04611"></a>04611                 } <span class="keywordflow">else</span>
<a name="l04612"></a>04612                     an_10_100_val &amp;= ~((1&lt;&lt;7) | (1&lt;&lt;8));
<a name="l04613"></a>04613 
<a name="l04614"></a>04614                 <span class="comment">/* set 10 speed advertisement */</span>
<a name="l04615"></a>04615                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04616"></a>04616                   (PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL |
<a name="l04617"></a>04617                    PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF)) {
<a name="l04618"></a>04618                     an_10_100_val |= (1&lt;&lt;5);
<a name="l04619"></a>04619                     <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l04620"></a>04620                         an_10_100_val |= (1&lt;&lt;6);
<a name="l04621"></a>04621                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Advertising 10M\n&quot;</span>);
<a name="l04622"></a>04622                      }
<a name="l04623"></a>04623                 <span class="keywordflow">else</span>
<a name="l04624"></a>04624                     an_10_100_val &amp;= ~((1&lt;&lt;5) | (1&lt;&lt;6));
<a name="l04625"></a>04625 
<a name="l04626"></a>04626                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04627"></a>04627                            ext_phy_type,
<a name="l04628"></a>04628                            ext_phy_addr,
<a name="l04629"></a>04629                            MDIO_AN_DEVAD,
<a name="l04630"></a>04630                            MDIO_AN_REG_8481_LEGACY_AN_ADV,
<a name="l04631"></a>04631                            an_10_100_val);
<a name="l04632"></a>04632 
<a name="l04633"></a>04633                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04634"></a>04634                           ext_phy_type,
<a name="l04635"></a>04635                           ext_phy_addr,
<a name="l04636"></a>04636                           MDIO_AN_DEVAD,
<a name="l04637"></a>04637                           MDIO_AN_REG_8481_LEGACY_MII_CTRL,
<a name="l04638"></a>04638                           &amp;autoneg_val);
<a name="l04639"></a>04639 
<a name="l04640"></a>04640                 <span class="comment">/* Disable forced speed */</span>
<a name="l04641"></a>04641                 autoneg_val &amp;= ~(1&lt;&lt;6|1&lt;&lt;13);
<a name="l04642"></a>04642 
<a name="l04643"></a>04643                 <span class="comment">/* Enable autoneg and restart autoneg</span>
<a name="l04644"></a>04644 <span class="comment">                for legacy speeds */</span>
<a name="l04645"></a>04645                 autoneg_val |= (1&lt;&lt;9|1&lt;&lt;12);
<a name="l04646"></a>04646 
<a name="l04647"></a>04647                 <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL)
<a name="l04648"></a>04648                     autoneg_val |= (1&lt;&lt;8);
<a name="l04649"></a>04649                 <span class="keywordflow">else</span>
<a name="l04650"></a>04650                     autoneg_val &amp;= ~(1&lt;&lt;8);
<a name="l04651"></a>04651 
<a name="l04652"></a>04652                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04653"></a>04653                            ext_phy_type,
<a name="l04654"></a>04654                            ext_phy_addr,
<a name="l04655"></a>04655                            MDIO_AN_DEVAD,
<a name="l04656"></a>04656                            MDIO_AN_REG_8481_LEGACY_MII_CTRL,
<a name="l04657"></a>04657                            autoneg_val);
<a name="l04658"></a>04658 
<a name="l04659"></a>04659                 <span class="keywordflow">if</span> (params-&gt;speed_cap_mask &amp;
<a name="l04660"></a>04660                     PORT_HW_CFG_SPEED_CAPABILITY_D0_10G) {
<a name="l04661"></a>04661                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Advertising 10G\n&quot;</span>);
<a name="l04662"></a>04662                     <span class="comment">/* Restart autoneg for 10G*/</span>
<a name="l04663"></a>04663 
<a name="l04664"></a>04664             bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04665"></a>04665                        ext_phy_type,
<a name="l04666"></a>04666                        ext_phy_addr,
<a name="l04667"></a>04667                        MDIO_AN_DEVAD,
<a name="l04668"></a>04668                        MDIO_AN_REG_CTRL, 0x3200);
<a name="l04669"></a>04669                 }
<a name="l04670"></a>04670             } <span class="keywordflow">else</span> {
<a name="l04671"></a>04671                 <span class="comment">/* Force speed */</span>
<a name="l04672"></a>04672                 u16 autoneg_ctrl, pma_ctrl;
<a name="l04673"></a>04673                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04674"></a>04674                           ext_phy_type,
<a name="l04675"></a>04675                           ext_phy_addr,
<a name="l04676"></a>04676                           MDIO_AN_DEVAD,
<a name="l04677"></a>04677                           MDIO_AN_REG_8481_LEGACY_MII_CTRL,
<a name="l04678"></a>04678                           &amp;autoneg_ctrl);
<a name="l04679"></a>04679 
<a name="l04680"></a>04680                 <span class="comment">/* Disable autoneg */</span>
<a name="l04681"></a>04681                 autoneg_ctrl &amp;= ~(1&lt;&lt;12);
<a name="l04682"></a>04682 
<a name="l04683"></a>04683                 <span class="comment">/* Set 1000 force */</span>
<a name="l04684"></a>04684                 <span class="keywordflow">switch</span> (params-&gt;req_line_speed) {
<a name="l04685"></a>04685                 <span class="keywordflow">case</span> SPEED_10000:
<a name="l04686"></a>04686                     DP(NETIF_MSG_LINK,
<a name="l04687"></a>04687                         <span class="stringliteral">&quot;Unable to set 10G force !\n&quot;</span>);
<a name="l04688"></a>04688                     <span class="keywordflow">break</span>;
<a name="l04689"></a>04689                 <span class="keywordflow">case</span> SPEED_1000:
<a name="l04690"></a>04690                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04691"></a>04691                               ext_phy_type,
<a name="l04692"></a>04692                               ext_phy_addr,
<a name="l04693"></a>04693                               MDIO_PMA_DEVAD,
<a name="l04694"></a>04694                               MDIO_PMA_REG_CTRL,
<a name="l04695"></a>04695                               &amp;pma_ctrl);
<a name="l04696"></a>04696                     autoneg_ctrl &amp;= ~(1&lt;&lt;13);
<a name="l04697"></a>04697                     autoneg_ctrl |= (1&lt;&lt;6);
<a name="l04698"></a>04698                     pma_ctrl &amp;= ~(1&lt;&lt;13);
<a name="l04699"></a>04699                     pma_ctrl |= (1&lt;&lt;6);
<a name="l04700"></a>04700                     DP(NETIF_MSG_LINK,
<a name="l04701"></a>04701                         <span class="stringliteral">&quot;Setting 1000M force\n&quot;</span>);
<a name="l04702"></a>04702                     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04703"></a>04703                                ext_phy_type,
<a name="l04704"></a>04704                                ext_phy_addr,
<a name="l04705"></a>04705                                MDIO_PMA_DEVAD,
<a name="l04706"></a>04706                                MDIO_PMA_REG_CTRL,
<a name="l04707"></a>04707                                pma_ctrl);
<a name="l04708"></a>04708                     <span class="keywordflow">break</span>;
<a name="l04709"></a>04709                 <span class="keywordflow">case</span> SPEED_100:
<a name="l04710"></a>04710                     autoneg_ctrl |= (1&lt;&lt;13);
<a name="l04711"></a>04711                     autoneg_ctrl &amp;= ~(1&lt;&lt;6);
<a name="l04712"></a>04712                     DP(NETIF_MSG_LINK,
<a name="l04713"></a>04713                         <span class="stringliteral">&quot;Setting 100M force\n&quot;</span>);
<a name="l04714"></a>04714                     <span class="keywordflow">break</span>;
<a name="l04715"></a>04715                 <span class="keywordflow">case</span> SPEED_10:
<a name="l04716"></a>04716                     autoneg_ctrl &amp;= ~(1&lt;&lt;13);
<a name="l04717"></a>04717                     autoneg_ctrl &amp;= ~(1&lt;&lt;6);
<a name="l04718"></a>04718                     DP(NETIF_MSG_LINK,
<a name="l04719"></a>04719                         <span class="stringliteral">&quot;Setting 10M force\n&quot;</span>);
<a name="l04720"></a>04720                     <span class="keywordflow">break</span>;
<a name="l04721"></a>04721                 }
<a name="l04722"></a>04722 
<a name="l04723"></a>04723                 <span class="comment">/* Duplex mode */</span>
<a name="l04724"></a>04724                 <span class="keywordflow">if</span> (params-&gt;req_duplex == DUPLEX_FULL) {
<a name="l04725"></a>04725                     autoneg_ctrl |= (1&lt;&lt;8);
<a name="l04726"></a>04726                     DP(NETIF_MSG_LINK,
<a name="l04727"></a>04727                         <span class="stringliteral">&quot;Setting full duplex\n&quot;</span>);
<a name="l04728"></a>04728                 } <span class="keywordflow">else</span>
<a name="l04729"></a>04729                     autoneg_ctrl &amp;= ~(1&lt;&lt;8);
<a name="l04730"></a>04730 
<a name="l04731"></a>04731                 <span class="comment">/* Update autoneg ctrl and pma ctrl */</span>
<a name="l04732"></a>04732                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04733"></a>04733                            ext_phy_type,
<a name="l04734"></a>04734                            ext_phy_addr,
<a name="l04735"></a>04735                            MDIO_AN_DEVAD,
<a name="l04736"></a>04736                            MDIO_AN_REG_8481_LEGACY_MII_CTRL,
<a name="l04737"></a>04737                            autoneg_ctrl);
<a name="l04738"></a>04738             }
<a name="l04739"></a>04739 
<a name="l04740"></a>04740             <span class="comment">/* Save spirom version */</span>
<a name="l04741"></a>04741             bnx2x_save_8481_spirom_version(bp, params-&gt;port,
<a name="l04742"></a>04742                              ext_phy_addr,
<a name="l04743"></a>04743                              params-&gt;shmem_base);
<a name="l04744"></a>04744             <span class="keywordflow">break</span>;
<a name="l04745"></a>04745         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
<a name="l04746"></a>04746             DP(NETIF_MSG_LINK,
<a name="l04747"></a>04747                  <span class="stringliteral">&quot;XGXS PHY Failure detected 0x%x\n&quot;</span>,
<a name="l04748"></a>04748                  params-&gt;ext_phy_config);
<a name="l04749"></a>04749             rc = -EINVAL;
<a name="l04750"></a>04750             <span class="keywordflow">break</span>;
<a name="l04751"></a>04751         <span class="keywordflow">default</span>:
<a name="l04752"></a>04752             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BAD XGXS ext_phy_config 0x%x\n&quot;</span>,
<a name="l04753"></a>04753                   params-&gt;ext_phy_config);
<a name="l04754"></a>04754             rc = -EINVAL;
<a name="l04755"></a>04755             <span class="keywordflow">break</span>;
<a name="l04756"></a>04756         }
<a name="l04757"></a>04757 
<a name="l04758"></a>04758     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l04759"></a>04759 
<a name="l04760"></a>04760         ext_phy_type = SERDES_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l04761"></a>04761         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l04762"></a>04762         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT:
<a name="l04763"></a>04763             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes Direct\n&quot;</span>);
<a name="l04764"></a>04764             <span class="keywordflow">break</span>;
<a name="l04765"></a>04765 
<a name="l04766"></a>04766         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482:
<a name="l04767"></a>04767             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes 5482\n&quot;</span>);
<a name="l04768"></a>04768             <span class="keywordflow">break</span>;
<a name="l04769"></a>04769 
<a name="l04770"></a>04770         <span class="keywordflow">default</span>:
<a name="l04771"></a>04771             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BAD SerDes ext_phy_config 0x%x\n&quot;</span>,
<a name="l04772"></a>04772                params-&gt;ext_phy_config);
<a name="l04773"></a>04773             <span class="keywordflow">break</span>;
<a name="l04774"></a>04774         }
<a name="l04775"></a>04775     }
<a name="l04776"></a>04776     <span class="keywordflow">return</span> rc;
<a name="l04777"></a>04777 }
<a name="l04778"></a>04778 
<a name="l04779"></a>04779 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8727_handle_mod_abs(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l04780"></a>04780 {
<a name="l04781"></a>04781     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l04782"></a>04782     u16 mod_abs, rx_alarm_status;
<a name="l04783"></a>04783     u8 ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l04784"></a>04784     u32 val = REG_RD(bp, params-&gt;shmem_base +
<a name="l04785"></a>04785                  offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>, dev_info.
<a name="l04786"></a>04786                       port_feature_config[params-&gt;port].
<a name="l04787"></a>04787                       config));
<a name="l04788"></a>04788     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04789"></a>04789               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04790"></a>04790               ext_phy_addr,
<a name="l04791"></a>04791               MDIO_PMA_DEVAD,
<a name="l04792"></a>04792               MDIO_PMA_REG_PHY_IDENTIFIER, &amp;mod_abs);
<a name="l04793"></a>04793     <span class="keywordflow">if</span> (mod_abs &amp; (1&lt;&lt;8)) {
<a name="l04794"></a>04794 
<a name="l04795"></a>04795         <span class="comment">/* Module is absent */</span>
<a name="l04796"></a>04796         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;MOD_ABS indication &quot;</span>
<a name="l04797"></a>04797                 <span class="stringliteral">&quot;show module is absent\n&quot;</span>);
<a name="l04798"></a>04798 
<a name="l04799"></a>04799         <span class="comment">/* 1. Set mod_abs to detect next module</span>
<a name="l04800"></a>04800 <span class="comment">        presence event</span>
<a name="l04801"></a>04801 <span class="comment">           2. Set EDC off by setting OPTXLOS signal input to low</span>
<a name="l04802"></a>04802 <span class="comment">            (bit 9).</span>
<a name="l04803"></a>04803 <span class="comment">            When the EDC is off it locks onto a reference clock and</span>
<a name="l04804"></a>04804 <span class="comment">            avoids becoming &#39;lost&#39;.*/</span>
<a name="l04805"></a>04805         mod_abs &amp;= ~((1&lt;&lt;8)|(1&lt;&lt;9));
<a name="l04806"></a>04806         bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04807"></a>04807                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04808"></a>04808                    ext_phy_addr,
<a name="l04809"></a>04809                    MDIO_PMA_DEVAD,
<a name="l04810"></a>04810                    MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
<a name="l04811"></a>04811 
<a name="l04812"></a>04812         <span class="comment">/* Clear RX alarm since it stays up as long as</span>
<a name="l04813"></a>04813 <span class="comment">        the mod_abs wasn&#39;t changed */</span>
<a name="l04814"></a>04814         bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04815"></a>04815                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04816"></a>04816                   ext_phy_addr,
<a name="l04817"></a>04817                   MDIO_PMA_DEVAD,
<a name="l04818"></a>04818                   MDIO_PMA_REG_RX_ALARM, &amp;rx_alarm_status);
<a name="l04819"></a>04819 
<a name="l04820"></a>04820     } <span class="keywordflow">else</span> {
<a name="l04821"></a>04821         <span class="comment">/* Module is present */</span>
<a name="l04822"></a>04822         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;MOD_ABS indication &quot;</span>
<a name="l04823"></a>04823                 <span class="stringliteral">&quot;show module is present\n&quot;</span>);
<a name="l04824"></a>04824         <span class="comment">/* First thing, disable transmitter,</span>
<a name="l04825"></a>04825 <span class="comment">        and if the module is ok, the</span>
<a name="l04826"></a>04826 <span class="comment">        module_detection will enable it*/</span>
<a name="l04827"></a>04827 
<a name="l04828"></a>04828         <span class="comment">/* 1. Set mod_abs to detect next module</span>
<a name="l04829"></a>04829 <span class="comment">        absent event ( bit 8)</span>
<a name="l04830"></a>04830 <span class="comment">           2. Restore the default polarity of the OPRXLOS signal and</span>
<a name="l04831"></a>04831 <span class="comment">        this signal will then correctly indicate the presence or</span>
<a name="l04832"></a>04832 <span class="comment">        absence of the Rx signal. (bit 9) */</span>
<a name="l04833"></a>04833         mod_abs |= ((1&lt;&lt;8)|(1&lt;&lt;9));
<a name="l04834"></a>04834         bnx2x_cl45_write(bp, params-&gt;port,
<a name="l04835"></a>04835                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04836"></a>04836                ext_phy_addr,
<a name="l04837"></a>04837                MDIO_PMA_DEVAD,
<a name="l04838"></a>04838                MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
<a name="l04839"></a>04839 
<a name="l04840"></a>04840         <span class="comment">/* Clear RX alarm since it stays up as long as</span>
<a name="l04841"></a>04841 <span class="comment">        the mod_abs wasn&#39;t changed. This is need to be done</span>
<a name="l04842"></a>04842 <span class="comment">        before calling the module detection, otherwise it will clear</span>
<a name="l04843"></a>04843 <span class="comment">        the link update alarm */</span>
<a name="l04844"></a>04844         bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04845"></a>04845                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04846"></a>04846                   ext_phy_addr,
<a name="l04847"></a>04847                   MDIO_PMA_DEVAD,
<a name="l04848"></a>04848                   MDIO_PMA_REG_RX_ALARM, &amp;rx_alarm_status);
<a name="l04849"></a>04849 
<a name="l04850"></a>04850 
<a name="l04851"></a>04851         <span class="keywordflow">if</span> ((val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
<a name="l04852"></a>04852             PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER)
<a name="l04853"></a>04853             bnx2x_sfp_set_transmitter(bp, params-&gt;port,
<a name="l04854"></a>04854                     PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l04855"></a>04855                     ext_phy_addr, 0);
<a name="l04856"></a>04856 
<a name="l04857"></a>04857         <span class="keywordflow">if</span> (bnx2x_wait_for_sfp_module_initialized(params)
<a name="l04858"></a>04858             == 0)
<a name="l04859"></a>04859             bnx2x_sfp_module_detection(params);
<a name="l04860"></a>04860         <span class="keywordflow">else</span>
<a name="l04861"></a>04861             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SFP+ module is not initialized\n&quot;</span>);
<a name="l04862"></a>04862     }
<a name="l04863"></a>04863 
<a name="l04864"></a>04864     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8727 RX_ALARM_STATUS 0x%x\n&quot;</span>,
<a name="l04865"></a>04865          rx_alarm_status);
<a name="l04866"></a>04866     <span class="comment">/* No need to check link status in case of</span>
<a name="l04867"></a>04867 <span class="comment">    module plugged in/out */</span>
<a name="l04868"></a>04868 }
<a name="l04869"></a>04869 
<a name="l04870"></a>04870 
<a name="l04871"></a>04871 <span class="keyword">static</span> u8 bnx2x_ext_phy_is_link_up(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l04872"></a>04872                  <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l04873"></a>04873                  u8 is_mi_int)
<a name="l04874"></a>04874 {
<a name="l04875"></a>04875     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l04876"></a>04876     u32 ext_phy_type;
<a name="l04877"></a>04877     u8 ext_phy_addr;
<a name="l04878"></a>04878     u16 val1 = 0, val2;
<a name="l04879"></a>04879     u16 rx_sd, pcs_status;
<a name="l04880"></a>04880     u8 ext_phy_link_up = 0;
<a name="l04881"></a>04881     u8 port = params-&gt;port;
<a name="l04882"></a>04882 
<a name="l04883"></a>04883     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l04884"></a>04884         ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l04885"></a>04885         ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l04886"></a>04886         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l04887"></a>04887         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l04888"></a>04888             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS Direct\n&quot;</span>);
<a name="l04889"></a>04889             ext_phy_link_up = 1;
<a name="l04890"></a>04890             <span class="keywordflow">break</span>;
<a name="l04891"></a>04891 
<a name="l04892"></a>04892         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
<a name="l04893"></a>04893             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8705\n&quot;</span>);
<a name="l04894"></a>04894             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04895"></a>04895                       ext_phy_addr,
<a name="l04896"></a>04896                       MDIO_WIS_DEVAD,
<a name="l04897"></a>04897                       MDIO_WIS_REG_LASI_STATUS, &amp;val1);
<a name="l04898"></a>04898             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8705 LASI status 0x%x\n&quot;</span>, val1);
<a name="l04899"></a>04899 
<a name="l04900"></a>04900             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04901"></a>04901                       ext_phy_addr,
<a name="l04902"></a>04902                       MDIO_WIS_DEVAD,
<a name="l04903"></a>04903                       MDIO_WIS_REG_LASI_STATUS, &amp;val1);
<a name="l04904"></a>04904             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8705 LASI status 0x%x\n&quot;</span>, val1);
<a name="l04905"></a>04905 
<a name="l04906"></a>04906             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04907"></a>04907                       ext_phy_addr,
<a name="l04908"></a>04908                       MDIO_PMA_DEVAD,
<a name="l04909"></a>04909                       MDIO_PMA_REG_RX_SD, &amp;rx_sd);
<a name="l04910"></a>04910 
<a name="l04911"></a>04911             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04912"></a>04912                       ext_phy_addr,
<a name="l04913"></a>04913                       1,
<a name="l04914"></a>04914                       0xc809, &amp;val1);
<a name="l04915"></a>04915             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04916"></a>04916                       ext_phy_addr,
<a name="l04917"></a>04917                       1,
<a name="l04918"></a>04918                       0xc809, &amp;val1);
<a name="l04919"></a>04919 
<a name="l04920"></a>04920             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8705 1.c809 val=0x%x\n&quot;</span>, val1);
<a name="l04921"></a>04921             ext_phy_link_up = ((rx_sd &amp; 0x1) &amp;&amp; (val1 &amp; (1&lt;&lt;9))
<a name="l04922"></a>04922                        &amp;&amp; ((val1 &amp; (1&lt;&lt;8)) == 0));
<a name="l04923"></a>04923             <span class="keywordflow">if</span> (ext_phy_link_up)
<a name="l04924"></a>04924                 vars-&gt;line_speed = SPEED_10000;
<a name="l04925"></a>04925             <span class="keywordflow">break</span>;
<a name="l04926"></a>04926 
<a name="l04927"></a>04927         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
<a name="l04928"></a>04928         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l04929"></a>04929             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 8706/8726\n&quot;</span>);
<a name="l04930"></a>04930             <span class="comment">/* Clear RX Alarm*/</span>
<a name="l04931"></a>04931             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04932"></a>04932                       ext_phy_addr,
<a name="l04933"></a>04933                       MDIO_PMA_DEVAD, MDIO_PMA_REG_RX_ALARM,
<a name="l04934"></a>04934                       &amp;val2);
<a name="l04935"></a>04935             <span class="comment">/* clear LASI indication*/</span>
<a name="l04936"></a>04936             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04937"></a>04937                       ext_phy_addr,
<a name="l04938"></a>04938                       MDIO_PMA_DEVAD, MDIO_PMA_REG_LASI_STATUS,
<a name="l04939"></a>04939                       &amp;val1);
<a name="l04940"></a>04940             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04941"></a>04941                       ext_phy_addr,
<a name="l04942"></a>04942                       MDIO_PMA_DEVAD, MDIO_PMA_REG_LASI_STATUS,
<a name="l04943"></a>04943                       &amp;val2);
<a name="l04944"></a>04944             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8706/8726 LASI status 0x%x--&gt;&quot;</span>
<a name="l04945"></a>04945                      <span class="stringliteral">&quot;0x%x\n&quot;</span>, val1, val2);
<a name="l04946"></a>04946 
<a name="l04947"></a>04947             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04948"></a>04948                       ext_phy_addr,
<a name="l04949"></a>04949                       MDIO_PMA_DEVAD, MDIO_PMA_REG_RX_SD,
<a name="l04950"></a>04950                       &amp;rx_sd);
<a name="l04951"></a>04951             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04952"></a>04952                       ext_phy_addr,
<a name="l04953"></a>04953                       MDIO_PCS_DEVAD, MDIO_PCS_REG_STATUS,
<a name="l04954"></a>04954                       &amp;pcs_status);
<a name="l04955"></a>04955             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04956"></a>04956                       ext_phy_addr,
<a name="l04957"></a>04957                       MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS,
<a name="l04958"></a>04958                       &amp;val2);
<a name="l04959"></a>04959             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l04960"></a>04960                       ext_phy_addr,
<a name="l04961"></a>04961                       MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS,
<a name="l04962"></a>04962                       &amp;val2);
<a name="l04963"></a>04963 
<a name="l04964"></a>04964             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8706/8726 rx_sd 0x%x&quot;</span>
<a name="l04965"></a>04965                <span class="stringliteral">&quot;  pcs_status 0x%x 1Gbps link_status 0x%x\n&quot;</span>,
<a name="l04966"></a>04966                rx_sd, pcs_status, val2);
<a name="l04967"></a>04967             <span class="comment">/* link is up if both bit 0 of pmd_rx_sd and</span>
<a name="l04968"></a>04968 <span class="comment">             * bit 0 of pcs_status are set, or if the autoneg bit</span>
<a name="l04969"></a>04969 <span class="comment">               1 is set</span>
<a name="l04970"></a>04970 <span class="comment">             */</span>
<a name="l04971"></a>04971             ext_phy_link_up = ((rx_sd &amp; pcs_status &amp; 0x1) ||
<a name="l04972"></a>04972                        (val2 &amp; (1&lt;&lt;1)));
<a name="l04973"></a>04973             <span class="keywordflow">if</span> (ext_phy_link_up) {
<a name="l04974"></a>04974                 <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l04975"></a>04975                      PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726) {
<a name="l04976"></a>04976                     <span class="comment">/* If transmitter is disabled,</span>
<a name="l04977"></a>04977 <span class="comment">                    ignore false link up indication */</span>
<a name="l04978"></a>04978                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l04979"></a>04979                            ext_phy_type,
<a name="l04980"></a>04980                            ext_phy_addr,
<a name="l04981"></a>04981                            MDIO_PMA_DEVAD,
<a name="l04982"></a>04982                            MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l04983"></a>04983                            &amp;val1);
<a name="l04984"></a>04984                     <span class="keywordflow">if</span> (val1 &amp; (1&lt;&lt;15)) {
<a name="l04985"></a>04985                         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Tx is &quot;</span>
<a name="l04986"></a>04986                                 <span class="stringliteral">&quot;disabled\n&quot;</span>);
<a name="l04987"></a>04987                         ext_phy_link_up = 0;
<a name="l04988"></a>04988                         <span class="keywordflow">break</span>;
<a name="l04989"></a>04989                     }
<a name="l04990"></a>04990                 }
<a name="l04991"></a>04991                 <span class="keywordflow">if</span> (val2 &amp; (1&lt;&lt;1))
<a name="l04992"></a>04992                     vars-&gt;line_speed = SPEED_1000;
<a name="l04993"></a>04993                 <span class="keywordflow">else</span>
<a name="l04994"></a>04994                     vars-&gt;line_speed = SPEED_10000;
<a name="l04995"></a>04995             }
<a name="l04996"></a>04996             <span class="keywordflow">break</span>;
<a name="l04997"></a>04997 
<a name="l04998"></a>04998         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l04999"></a>04999         {
<a name="l05000"></a>05000             u16 link_status = 0;
<a name="l05001"></a>05001             u16 rx_alarm_status;
<a name="l05002"></a>05002             <span class="comment">/* Check the LASI */</span>
<a name="l05003"></a>05003             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05004"></a>05004                       ext_phy_type,
<a name="l05005"></a>05005                       ext_phy_addr,
<a name="l05006"></a>05006                       MDIO_PMA_DEVAD,
<a name="l05007"></a>05007                       MDIO_PMA_REG_RX_ALARM, &amp;rx_alarm_status);
<a name="l05008"></a>05008 
<a name="l05009"></a>05009             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8727 RX_ALARM_STATUS 0x%x\n&quot;</span>,
<a name="l05010"></a>05010                  rx_alarm_status);
<a name="l05011"></a>05011 
<a name="l05012"></a>05012             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05013"></a>05013                       ext_phy_type,
<a name="l05014"></a>05014                       ext_phy_addr,
<a name="l05015"></a>05015                       MDIO_PMA_DEVAD,
<a name="l05016"></a>05016                       MDIO_PMA_REG_LASI_STATUS, &amp;val1);
<a name="l05017"></a>05017 
<a name="l05018"></a>05018             DP(NETIF_MSG_LINK,
<a name="l05019"></a>05019                  <span class="stringliteral">&quot;8727 LASI status 0x%x\n&quot;</span>,
<a name="l05020"></a>05020                  val1);
<a name="l05021"></a>05021 
<a name="l05022"></a>05022             <span class="comment">/* Clear MSG-OUT */</span>
<a name="l05023"></a>05023             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05024"></a>05024                       ext_phy_type,
<a name="l05025"></a>05025                       ext_phy_addr,
<a name="l05026"></a>05026                       MDIO_PMA_DEVAD,
<a name="l05027"></a>05027                       MDIO_PMA_REG_M8051_MSGOUT_REG,
<a name="l05028"></a>05028                       &amp;val1);
<a name="l05029"></a>05029 
<a name="l05030"></a>05030             <span class="comment">/*</span>
<a name="l05031"></a>05031 <span class="comment">             * If a module is present and there is need to check</span>
<a name="l05032"></a>05032 <span class="comment">             * for over current</span>
<a name="l05033"></a>05033 <span class="comment">             */</span>
<a name="l05034"></a>05034             <span class="keywordflow">if</span> (!(params-&gt;feature_config_flags &amp;
<a name="l05035"></a>05035                   FEATURE_CONFIG_BCM8727_NOC) &amp;&amp;
<a name="l05036"></a>05036                 !(rx_alarm_status &amp; (1&lt;&lt;5))) {
<a name="l05037"></a>05037                 <span class="comment">/* Check over-current using 8727 GPIO0 input*/</span>
<a name="l05038"></a>05038                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05039"></a>05039                           ext_phy_type,
<a name="l05040"></a>05040                           ext_phy_addr,
<a name="l05041"></a>05041                           MDIO_PMA_DEVAD,
<a name="l05042"></a>05042                           MDIO_PMA_REG_8727_GPIO_CTRL,
<a name="l05043"></a>05043                           &amp;val1);
<a name="l05044"></a>05044 
<a name="l05045"></a>05045                 <span class="keywordflow">if</span> ((val1 &amp; (1&lt;&lt;8)) == 0) {
<a name="l05046"></a>05046                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8727 Power fault&quot;</span>
<a name="l05047"></a>05047                              <span class="stringliteral">&quot; has been detected on &quot;</span>
<a name="l05048"></a>05048                              <span class="stringliteral">&quot;port %d\n&quot;</span>,
<a name="l05049"></a>05049                          params-&gt;port);
<a name="l05050"></a>05050                     printk(KERN_ERR PFX  <span class="stringliteral">&quot;Error:  Power&quot;</span>
<a name="l05051"></a>05051                          <span class="stringliteral">&quot; fault on %s Port %d has&quot;</span>
<a name="l05052"></a>05052                          <span class="stringliteral">&quot; been detected and the&quot;</span>
<a name="l05053"></a>05053                          <span class="stringliteral">&quot; power to that SFP+ module&quot;</span>
<a name="l05054"></a>05054                          <span class="stringliteral">&quot; has been removed to prevent&quot;</span>
<a name="l05055"></a>05055                          <span class="stringliteral">&quot; failure of the card. Please&quot;</span>
<a name="l05056"></a>05056                          <span class="stringliteral">&quot; remove the SFP+ module and&quot;</span>
<a name="l05057"></a>05057                          <span class="stringliteral">&quot; restart the system to clear&quot;</span>
<a name="l05058"></a>05058                          <span class="stringliteral">&quot; this error.\n&quot;</span>
<a name="l05059"></a>05059             , bp-&gt;dev-&gt;name, params-&gt;port);
<a name="l05060"></a>05060                     <span class="comment">/*</span>
<a name="l05061"></a>05061 <span class="comment">                     * Disable all RX_ALARMs except for</span>
<a name="l05062"></a>05062 <span class="comment">                     * mod_abs</span>
<a name="l05063"></a>05063 <span class="comment">                     */</span>
<a name="l05064"></a>05064                     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l05065"></a>05065                              ext_phy_type,
<a name="l05066"></a>05066                              ext_phy_addr,
<a name="l05067"></a>05067                              MDIO_PMA_DEVAD,
<a name="l05068"></a>05068                              MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l05069"></a>05069                              (1&lt;&lt;5));
<a name="l05070"></a>05070 
<a name="l05071"></a>05071                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05072"></a>05072                             ext_phy_type,
<a name="l05073"></a>05073                             ext_phy_addr,
<a name="l05074"></a>05074                             MDIO_PMA_DEVAD,
<a name="l05075"></a>05075                             MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l05076"></a>05076                             &amp;val1);
<a name="l05077"></a>05077                     <span class="comment">/* Wait for module_absent_event */</span>
<a name="l05078"></a>05078                     val1 |= (1&lt;&lt;8);
<a name="l05079"></a>05079                     bnx2x_cl45_write(bp, params-&gt;port,
<a name="l05080"></a>05080                             ext_phy_type,
<a name="l05081"></a>05081                             ext_phy_addr,
<a name="l05082"></a>05082                             MDIO_PMA_DEVAD,
<a name="l05083"></a>05083                             MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l05084"></a>05084                             val1);
<a name="l05085"></a>05085                     <span class="comment">/* Clear RX alarm */</span>
<a name="l05086"></a>05086                     bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05087"></a>05087                               ext_phy_type,
<a name="l05088"></a>05088                               ext_phy_addr,
<a name="l05089"></a>05089                               MDIO_PMA_DEVAD,
<a name="l05090"></a>05090                               MDIO_PMA_REG_RX_ALARM,
<a name="l05091"></a>05091                               &amp;rx_alarm_status);
<a name="l05092"></a>05092                     <span class="keywordflow">break</span>;
<a name="l05093"></a>05093                 }
<a name="l05094"></a>05094             } <span class="comment">/* Over current check */</span>
<a name="l05095"></a>05095 
<a name="l05096"></a>05096             <span class="comment">/* When module absent bit is set, check module */</span>
<a name="l05097"></a>05097             <span class="keywordflow">if</span> (rx_alarm_status &amp; (1&lt;&lt;5)) {
<a name="l05098"></a>05098                 bnx2x_8727_handle_mod_abs(params);
<a name="l05099"></a>05099                 <span class="comment">/* Enable all mod_abs and link detection bits */</span>
<a name="l05100"></a>05100                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l05101"></a>05101                            ext_phy_type,
<a name="l05102"></a>05102                            ext_phy_addr,
<a name="l05103"></a>05103                            MDIO_PMA_DEVAD,
<a name="l05104"></a>05104                            MDIO_PMA_REG_RX_ALARM_CTRL,
<a name="l05105"></a>05105                            ((1&lt;&lt;5) | (1&lt;&lt;2)));
<a name="l05106"></a>05106             }
<a name="l05107"></a>05107 
<a name="l05108"></a>05108             <span class="comment">/* If transmitter is disabled,</span>
<a name="l05109"></a>05109 <span class="comment">            ignore false link up indication */</span>
<a name="l05110"></a>05110             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05111"></a>05111                       ext_phy_type,
<a name="l05112"></a>05112                       ext_phy_addr,
<a name="l05113"></a>05113                       MDIO_PMA_DEVAD,
<a name="l05114"></a>05114                       MDIO_PMA_REG_PHY_IDENTIFIER,
<a name="l05115"></a>05115                       &amp;val1);
<a name="l05116"></a>05116             <span class="keywordflow">if</span> (val1 &amp; (1&lt;&lt;15)) {
<a name="l05117"></a>05117                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Tx is disabled\n&quot;</span>);
<a name="l05118"></a>05118                 ext_phy_link_up = 0;
<a name="l05119"></a>05119                 <span class="keywordflow">break</span>;
<a name="l05120"></a>05120             }
<a name="l05121"></a>05121 
<a name="l05122"></a>05122             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05123"></a>05123                       ext_phy_type,
<a name="l05124"></a>05124                       ext_phy_addr,
<a name="l05125"></a>05125                       MDIO_PMA_DEVAD,
<a name="l05126"></a>05126                       MDIO_PMA_REG_8073_SPEED_LINK_STATUS,
<a name="l05127"></a>05127                       &amp;link_status);
<a name="l05128"></a>05128 
<a name="l05129"></a>05129             <span class="comment">/* Bits 0..2 --&gt; speed detected,</span>
<a name="l05130"></a>05130 <span class="comment">               bits 13..15--&gt; link is down */</span>
<a name="l05131"></a>05131             <span class="keywordflow">if</span> ((link_status &amp; (1&lt;&lt;2)) &amp;&amp;
<a name="l05132"></a>05132                 (!(link_status &amp; (1&lt;&lt;15)))) {
<a name="l05133"></a>05133                 ext_phy_link_up = 1;
<a name="l05134"></a>05134                 vars-&gt;line_speed = SPEED_10000;
<a name="l05135"></a>05135             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((link_status &amp; (1&lt;&lt;0)) &amp;&amp;
<a name="l05136"></a>05136                    (!(link_status &amp; (1&lt;&lt;13)))) {
<a name="l05137"></a>05137                 ext_phy_link_up = 1;
<a name="l05138"></a>05138                 vars-&gt;line_speed = SPEED_1000;
<a name="l05139"></a>05139                 DP(NETIF_MSG_LINK,
<a name="l05140"></a>05140                      <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05141"></a>05141                      <span class="stringliteral">&quot; up in 1G\n&quot;</span>, params-&gt;port);
<a name="l05142"></a>05142             } <span class="keywordflow">else</span> {
<a name="l05143"></a>05143                 ext_phy_link_up = 0;
<a name="l05144"></a>05144                 DP(NETIF_MSG_LINK,
<a name="l05145"></a>05145                      <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05146"></a>05146                      <span class="stringliteral">&quot; is down\n&quot;</span>, params-&gt;port);
<a name="l05147"></a>05147             }
<a name="l05148"></a>05148             <span class="keywordflow">break</span>;
<a name="l05149"></a>05149         }
<a name="l05150"></a>05150 
<a name="l05151"></a>05151         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l05152"></a>05152         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l05153"></a>05153         {
<a name="l05154"></a>05154             u16 link_status = 0;
<a name="l05155"></a>05155             u16 an1000_status = 0;
<a name="l05156"></a>05156 
<a name="l05157"></a>05157             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l05158"></a>05158                  PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072) {
<a name="l05159"></a>05159                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05160"></a>05160                       ext_phy_type,
<a name="l05161"></a>05161                       ext_phy_addr,
<a name="l05162"></a>05162                       MDIO_PCS_DEVAD,
<a name="l05163"></a>05163                       MDIO_PCS_REG_LASI_STATUS, &amp;val1);
<a name="l05164"></a>05164                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05165"></a>05165                       ext_phy_type,
<a name="l05166"></a>05166                       ext_phy_addr,
<a name="l05167"></a>05167                       MDIO_PCS_DEVAD,
<a name="l05168"></a>05168                       MDIO_PCS_REG_LASI_STATUS, &amp;val2);
<a name="l05169"></a>05169                 DP(NETIF_MSG_LINK,
<a name="l05170"></a>05170                      <span class="stringliteral">&quot;870x LASI status 0x%x-&gt;0x%x\n&quot;</span>,
<a name="l05171"></a>05171                      val1, val2);
<a name="l05172"></a>05172             } <span class="keywordflow">else</span> {
<a name="l05173"></a>05173                 <span class="comment">/* In 8073, port1 is directed through emac0 and</span>
<a name="l05174"></a>05174 <span class="comment">                 * port0 is directed through emac1</span>
<a name="l05175"></a>05175 <span class="comment">                 */</span>
<a name="l05176"></a>05176                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05177"></a>05177                           ext_phy_type,
<a name="l05178"></a>05178                           ext_phy_addr,
<a name="l05179"></a>05179                           MDIO_PMA_DEVAD,
<a name="l05180"></a>05180                           MDIO_PMA_REG_LASI_STATUS, &amp;val1);
<a name="l05181"></a>05181 
<a name="l05182"></a>05182                 DP(NETIF_MSG_LINK,
<a name="l05183"></a>05183                      <span class="stringliteral">&quot;8703 LASI status 0x%x\n&quot;</span>,
<a name="l05184"></a>05184                       val1);
<a name="l05185"></a>05185             }
<a name="l05186"></a>05186 
<a name="l05187"></a>05187             <span class="comment">/* clear the interrupt LASI status register */</span>
<a name="l05188"></a>05188             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05189"></a>05189                       ext_phy_type,
<a name="l05190"></a>05190                       ext_phy_addr,
<a name="l05191"></a>05191                       MDIO_PCS_DEVAD,
<a name="l05192"></a>05192                       MDIO_PCS_REG_STATUS, &amp;val2);
<a name="l05193"></a>05193             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05194"></a>05194                       ext_phy_type,
<a name="l05195"></a>05195                       ext_phy_addr,
<a name="l05196"></a>05196                       MDIO_PCS_DEVAD,
<a name="l05197"></a>05197                       MDIO_PCS_REG_STATUS, &amp;val1);
<a name="l05198"></a>05198             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;807x PCS status 0x%x-&gt;0x%x\n&quot;</span>,
<a name="l05199"></a>05199                val2, val1);
<a name="l05200"></a>05200             <span class="comment">/* Clear MSG-OUT */</span>
<a name="l05201"></a>05201             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05202"></a>05202                       ext_phy_type,
<a name="l05203"></a>05203                       ext_phy_addr,
<a name="l05204"></a>05204                       MDIO_PMA_DEVAD,
<a name="l05205"></a>05205                       MDIO_PMA_REG_M8051_MSGOUT_REG,
<a name="l05206"></a>05206                       &amp;val1);
<a name="l05207"></a>05207 
<a name="l05208"></a>05208             <span class="comment">/* Check the LASI */</span>
<a name="l05209"></a>05209             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05210"></a>05210                       ext_phy_type,
<a name="l05211"></a>05211                       ext_phy_addr,
<a name="l05212"></a>05212                       MDIO_PMA_DEVAD,
<a name="l05213"></a>05213                       MDIO_PMA_REG_RX_ALARM, &amp;val2);
<a name="l05214"></a>05214 
<a name="l05215"></a>05215             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;KR 0x9003 0x%x\n&quot;</span>, val2);
<a name="l05216"></a>05216 
<a name="l05217"></a>05217             <span class="comment">/* Check the link status */</span>
<a name="l05218"></a>05218             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05219"></a>05219                       ext_phy_type,
<a name="l05220"></a>05220                       ext_phy_addr,
<a name="l05221"></a>05221                       MDIO_PCS_DEVAD,
<a name="l05222"></a>05222                       MDIO_PCS_REG_STATUS, &amp;val2);
<a name="l05223"></a>05223             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;KR PCS status 0x%x\n&quot;</span>, val2);
<a name="l05224"></a>05224 
<a name="l05225"></a>05225             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05226"></a>05226                       ext_phy_type,
<a name="l05227"></a>05227                       ext_phy_addr,
<a name="l05228"></a>05228                       MDIO_PMA_DEVAD,
<a name="l05229"></a>05229                       MDIO_PMA_REG_STATUS, &amp;val2);
<a name="l05230"></a>05230             bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05231"></a>05231                       ext_phy_type,
<a name="l05232"></a>05232                       ext_phy_addr,
<a name="l05233"></a>05233                       MDIO_PMA_DEVAD,
<a name="l05234"></a>05234                       MDIO_PMA_REG_STATUS, &amp;val1);
<a name="l05235"></a>05235             ext_phy_link_up = ((val1 &amp; 4) == 4);
<a name="l05236"></a>05236             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;PMA_REG_STATUS=0x%x\n&quot;</span>, val1);
<a name="l05237"></a>05237             <span class="keywordflow">if</span> (ext_phy_type ==
<a name="l05238"></a>05238                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073) {
<a name="l05239"></a>05239 
<a name="l05240"></a>05240                 <span class="keywordflow">if</span> (ext_phy_link_up &amp;&amp;
<a name="l05241"></a>05241                     ((params-&gt;req_line_speed !=
<a name="l05242"></a>05242                     SPEED_10000))) {
<a name="l05243"></a>05243                     <span class="keywordflow">if</span> (bnx2x_bcm8073_xaui_wa(params)
<a name="l05244"></a>05244                          != 0) {
<a name="l05245"></a>05245                         ext_phy_link_up = 0;
<a name="l05246"></a>05246                         <span class="keywordflow">break</span>;
<a name="l05247"></a>05247                     }
<a name="l05248"></a>05248                 }
<a name="l05249"></a>05249                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05250"></a>05250                           ext_phy_type,
<a name="l05251"></a>05251                           ext_phy_addr,
<a name="l05252"></a>05252                           MDIO_AN_DEVAD,
<a name="l05253"></a>05253                           MDIO_AN_REG_LINK_STATUS,
<a name="l05254"></a>05254                           &amp;an1000_status);
<a name="l05255"></a>05255                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05256"></a>05256                           ext_phy_type,
<a name="l05257"></a>05257                           ext_phy_addr,
<a name="l05258"></a>05258                           MDIO_AN_DEVAD,
<a name="l05259"></a>05259                           MDIO_AN_REG_LINK_STATUS,
<a name="l05260"></a>05260                           &amp;an1000_status);
<a name="l05261"></a>05261 
<a name="l05262"></a>05262                 <span class="comment">/* Check the link status on 1.1.2 */</span>
<a name="l05263"></a>05263                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05264"></a>05264                           ext_phy_type,
<a name="l05265"></a>05265                           ext_phy_addr,
<a name="l05266"></a>05266                           MDIO_PMA_DEVAD,
<a name="l05267"></a>05267                           MDIO_PMA_REG_STATUS, &amp;val2);
<a name="l05268"></a>05268                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05269"></a>05269                           ext_phy_type,
<a name="l05270"></a>05270                           ext_phy_addr,
<a name="l05271"></a>05271                           MDIO_PMA_DEVAD,
<a name="l05272"></a>05272                           MDIO_PMA_REG_STATUS, &amp;val1);
<a name="l05273"></a>05273                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;KR PMA status 0x%x-&gt;0x%x,&quot;</span>
<a name="l05274"></a>05274                          <span class="stringliteral">&quot;an_link_status=0x%x\n&quot;</span>,
<a name="l05275"></a>05275                       val2, val1, an1000_status);
<a name="l05276"></a>05276 
<a name="l05277"></a>05277                 ext_phy_link_up = (((val1 &amp; 4) == 4) ||
<a name="l05278"></a>05278                         (an1000_status &amp; (1&lt;&lt;1)));
<a name="l05279"></a>05279                 <span class="keywordflow">if</span> (ext_phy_link_up &amp;&amp;
<a name="l05280"></a>05280                     bnx2x_8073_is_snr_needed(params)) {
<a name="l05281"></a>05281                     <span class="comment">/* The SNR will improve about 2dbby</span>
<a name="l05282"></a>05282 <span class="comment">                    changing the BW and FEE main tap.*/</span>
<a name="l05283"></a>05283 
<a name="l05284"></a>05284                     <span class="comment">/* The 1st write to change FFE main</span>
<a name="l05285"></a>05285 <span class="comment">                    tap is set before restart AN */</span>
<a name="l05286"></a>05286                     <span class="comment">/* Change PLL Bandwidth in EDC</span>
<a name="l05287"></a>05287 <span class="comment">                    register */</span>
<a name="l05288"></a>05288                     bnx2x_cl45_write(bp, port, ext_phy_type,
<a name="l05289"></a>05289                             ext_phy_addr,
<a name="l05290"></a>05290                             MDIO_PMA_DEVAD,
<a name="l05291"></a>05291                             MDIO_PMA_REG_PLL_BANDWIDTH,
<a name="l05292"></a>05292                             0x26BC);
<a name="l05293"></a>05293 
<a name="l05294"></a>05294                     <span class="comment">/* Change CDR Bandwidth in EDC</span>
<a name="l05295"></a>05295 <span class="comment">                    register */</span>
<a name="l05296"></a>05296                     bnx2x_cl45_write(bp, port, ext_phy_type,
<a name="l05297"></a>05297                             ext_phy_addr,
<a name="l05298"></a>05298                             MDIO_PMA_DEVAD,
<a name="l05299"></a>05299                             MDIO_PMA_REG_CDR_BANDWIDTH,
<a name="l05300"></a>05300                             0x0333);
<a name="l05301"></a>05301                 }
<a name="l05302"></a>05302                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05303"></a>05303                        ext_phy_type,
<a name="l05304"></a>05304                        ext_phy_addr,
<a name="l05305"></a>05305                        MDIO_PMA_DEVAD,
<a name="l05306"></a>05306                        MDIO_PMA_REG_8073_SPEED_LINK_STATUS,
<a name="l05307"></a>05307                        &amp;link_status);
<a name="l05308"></a>05308 
<a name="l05309"></a>05309                 <span class="comment">/* Bits 0..2 --&gt; speed detected,</span>
<a name="l05310"></a>05310 <span class="comment">                   bits 13..15--&gt; link is down */</span>
<a name="l05311"></a>05311                 <span class="keywordflow">if</span> ((link_status &amp; (1&lt;&lt;2)) &amp;&amp;
<a name="l05312"></a>05312                     (!(link_status &amp; (1&lt;&lt;15)))) {
<a name="l05313"></a>05313                     ext_phy_link_up = 1;
<a name="l05314"></a>05314                     vars-&gt;line_speed = SPEED_10000;
<a name="l05315"></a>05315                     DP(NETIF_MSG_LINK,
<a name="l05316"></a>05316                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05317"></a>05317                          <span class="stringliteral">&quot; up in 10G\n&quot;</span>, params-&gt;port);
<a name="l05318"></a>05318                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((link_status &amp; (1&lt;&lt;1)) &amp;&amp;
<a name="l05319"></a>05319                        (!(link_status &amp; (1&lt;&lt;14)))) {
<a name="l05320"></a>05320                     ext_phy_link_up = 1;
<a name="l05321"></a>05321                     vars-&gt;line_speed = SPEED_2500;
<a name="l05322"></a>05322                     DP(NETIF_MSG_LINK,
<a name="l05323"></a>05323                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05324"></a>05324                          <span class="stringliteral">&quot; up in 2.5G\n&quot;</span>, params-&gt;port);
<a name="l05325"></a>05325                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((link_status &amp; (1&lt;&lt;0)) &amp;&amp;
<a name="l05326"></a>05326                        (!(link_status &amp; (1&lt;&lt;13)))) {
<a name="l05327"></a>05327                     ext_phy_link_up = 1;
<a name="l05328"></a>05328                     vars-&gt;line_speed = SPEED_1000;
<a name="l05329"></a>05329                     DP(NETIF_MSG_LINK,
<a name="l05330"></a>05330                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05331"></a>05331                          <span class="stringliteral">&quot; up in 1G\n&quot;</span>, params-&gt;port);
<a name="l05332"></a>05332                 } <span class="keywordflow">else</span> {
<a name="l05333"></a>05333                     ext_phy_link_up = 0;
<a name="l05334"></a>05334                     DP(NETIF_MSG_LINK,
<a name="l05335"></a>05335                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05336"></a>05336                          <span class="stringliteral">&quot; is down\n&quot;</span>, params-&gt;port);
<a name="l05337"></a>05337                 }
<a name="l05338"></a>05338             } <span class="keywordflow">else</span> {
<a name="l05339"></a>05339                 <span class="comment">/* See if 1G link is up for the 8072 */</span>
<a name="l05340"></a>05340                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05341"></a>05341                           ext_phy_type,
<a name="l05342"></a>05342                           ext_phy_addr,
<a name="l05343"></a>05343                           MDIO_AN_DEVAD,
<a name="l05344"></a>05344                           MDIO_AN_REG_LINK_STATUS,
<a name="l05345"></a>05345                           &amp;an1000_status);
<a name="l05346"></a>05346                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05347"></a>05347                           ext_phy_type,
<a name="l05348"></a>05348                           ext_phy_addr,
<a name="l05349"></a>05349                           MDIO_AN_DEVAD,
<a name="l05350"></a>05350                           MDIO_AN_REG_LINK_STATUS,
<a name="l05351"></a>05351                           &amp;an1000_status);
<a name="l05352"></a>05352                 <span class="keywordflow">if</span> (an1000_status &amp; (1&lt;&lt;1)) {
<a name="l05353"></a>05353                     ext_phy_link_up = 1;
<a name="l05354"></a>05354                     vars-&gt;line_speed = SPEED_1000;
<a name="l05355"></a>05355                     DP(NETIF_MSG_LINK,
<a name="l05356"></a>05356                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05357"></a>05357                          <span class="stringliteral">&quot; up in 1G\n&quot;</span>, params-&gt;port);
<a name="l05358"></a>05358                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ext_phy_link_up) {
<a name="l05359"></a>05359                     ext_phy_link_up = 1;
<a name="l05360"></a>05360                     vars-&gt;line_speed = SPEED_10000;
<a name="l05361"></a>05361                     DP(NETIF_MSG_LINK,
<a name="l05362"></a>05362                          <span class="stringliteral">&quot;port %x: External link&quot;</span>
<a name="l05363"></a>05363                          <span class="stringliteral">&quot; up in 10G\n&quot;</span>, params-&gt;port);
<a name="l05364"></a>05364                 }
<a name="l05365"></a>05365             }
<a name="l05366"></a>05366 
<a name="l05367"></a>05367 
<a name="l05368"></a>05368             <span class="keywordflow">break</span>;
<a name="l05369"></a>05369         }
<a name="l05370"></a>05370         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l05371"></a>05371             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05372"></a>05372                       ext_phy_addr,
<a name="l05373"></a>05373                       MDIO_PMA_DEVAD,
<a name="l05374"></a>05374                       MDIO_PMA_REG_LASI_STATUS, &amp;val2);
<a name="l05375"></a>05375             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05376"></a>05376                       ext_phy_addr,
<a name="l05377"></a>05377                       MDIO_PMA_DEVAD,
<a name="l05378"></a>05378                       MDIO_PMA_REG_LASI_STATUS, &amp;val1);
<a name="l05379"></a>05379             DP(NETIF_MSG_LINK,
<a name="l05380"></a>05380                  <span class="stringliteral">&quot;10G-base-T LASI status 0x%x-&gt;0x%x\n&quot;</span>,
<a name="l05381"></a>05381                   val2, val1);
<a name="l05382"></a>05382             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05383"></a>05383                       ext_phy_addr,
<a name="l05384"></a>05384                       MDIO_PMA_DEVAD,
<a name="l05385"></a>05385                       MDIO_PMA_REG_STATUS, &amp;val2);
<a name="l05386"></a>05386             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05387"></a>05387                       ext_phy_addr,
<a name="l05388"></a>05388                       MDIO_PMA_DEVAD,
<a name="l05389"></a>05389                       MDIO_PMA_REG_STATUS, &amp;val1);
<a name="l05390"></a>05390             DP(NETIF_MSG_LINK,
<a name="l05391"></a>05391                  <span class="stringliteral">&quot;10G-base-T PMA status 0x%x-&gt;0x%x\n&quot;</span>,
<a name="l05392"></a>05392                  val2, val1);
<a name="l05393"></a>05393             ext_phy_link_up = ((val1 &amp; 4) == 4);
<a name="l05394"></a>05394             <span class="comment">/* if link is up</span>
<a name="l05395"></a>05395 <span class="comment">             * print the AN outcome of the SFX7101 PHY</span>
<a name="l05396"></a>05396 <span class="comment">             */</span>
<a name="l05397"></a>05397             <span class="keywordflow">if</span> (ext_phy_link_up) {
<a name="l05398"></a>05398                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05399"></a>05399                           ext_phy_type,
<a name="l05400"></a>05400                           ext_phy_addr,
<a name="l05401"></a>05401                           MDIO_AN_DEVAD,
<a name="l05402"></a>05402                           MDIO_AN_REG_MASTER_STATUS,
<a name="l05403"></a>05403                           &amp;val2);
<a name="l05404"></a>05404                 vars-&gt;line_speed = SPEED_10000;
<a name="l05405"></a>05405                 DP(NETIF_MSG_LINK,
<a name="l05406"></a>05406                      <span class="stringliteral">&quot;SFX7101 AN status 0x%x-&gt;Master=%x\n&quot;</span>,
<a name="l05407"></a>05407                       val2,
<a name="l05408"></a>05408                      (val2 &amp; (1&lt;&lt;14)));
<a name="l05409"></a>05409             }
<a name="l05410"></a>05410             <span class="keywordflow">break</span>;
<a name="l05411"></a>05411         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
<a name="l05412"></a>05412         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l05413"></a>05413             <span class="comment">/* Check 10G-BaseT link status */</span>
<a name="l05414"></a>05414             <span class="comment">/* Check PMD signal ok */</span>
<a name="l05415"></a>05415             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05416"></a>05416                               ext_phy_addr,
<a name="l05417"></a>05417                               MDIO_AN_DEVAD,
<a name="l05418"></a>05418                               0xFFFA,
<a name="l05419"></a>05419                               &amp;val1);
<a name="l05420"></a>05420             bnx2x_cl45_read(bp, params-&gt;port, ext_phy_type,
<a name="l05421"></a>05421                       ext_phy_addr,
<a name="l05422"></a>05422                       MDIO_PMA_DEVAD,
<a name="l05423"></a>05423                       MDIO_PMA_REG_8481_PMD_SIGNAL,
<a name="l05424"></a>05424                       &amp;val2);
<a name="l05425"></a>05425             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;PMD_SIGNAL 1.a811 = 0x%x\n&quot;</span>, val2);
<a name="l05426"></a>05426 
<a name="l05427"></a>05427             <span class="comment">/* Check link 10G */</span>
<a name="l05428"></a>05428             <span class="keywordflow">if</span> (val2 &amp; (1&lt;&lt;11)) {
<a name="l05429"></a>05429                 vars-&gt;line_speed = SPEED_10000;
<a name="l05430"></a>05430                 ext_phy_link_up = 1;
<a name="l05431"></a>05431                 bnx2x_8481_set_10G_led_mode(params,
<a name="l05432"></a>05432                               ext_phy_type,
<a name="l05433"></a>05433                               ext_phy_addr);
<a name="l05434"></a>05434             } <span class="keywordflow">else</span> { <span class="comment">/* Check Legacy speed link */</span>
<a name="l05435"></a>05435                 u16 legacy_status, legacy_speed;
<a name="l05436"></a>05436 
<a name="l05437"></a>05437                 <span class="comment">/* Enable expansion register 0x42</span>
<a name="l05438"></a>05438 <span class="comment">                (Operation mode status) */</span>
<a name="l05439"></a>05439                 bnx2x_cl45_write(bp, params-&gt;port,
<a name="l05440"></a>05440                      ext_phy_type,
<a name="l05441"></a>05441                      ext_phy_addr,
<a name="l05442"></a>05442                      MDIO_AN_DEVAD,
<a name="l05443"></a>05443                      MDIO_AN_REG_8481_EXPANSION_REG_ACCESS,
<a name="l05444"></a>05444                      0xf42);
<a name="l05445"></a>05445 
<a name="l05446"></a>05446                 <span class="comment">/* Get legacy speed operation status */</span>
<a name="l05447"></a>05447                 bnx2x_cl45_read(bp, params-&gt;port,
<a name="l05448"></a>05448                       ext_phy_type,
<a name="l05449"></a>05449                       ext_phy_addr,
<a name="l05450"></a>05450                       MDIO_AN_DEVAD,
<a name="l05451"></a>05451                       MDIO_AN_REG_8481_EXPANSION_REG_RD_RW,
<a name="l05452"></a>05452                       &amp;legacy_status);
<a name="l05453"></a>05453 
<a name="l05454"></a>05454                 DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Legacy speed status&quot;</span>
<a name="l05455"></a>05455                          <span class="stringliteral">&quot; = 0x%x\n&quot;</span>, legacy_status);
<a name="l05456"></a>05456                 ext_phy_link_up = ((legacy_status &amp; (1&lt;&lt;11))
<a name="l05457"></a>05457                            == (1&lt;&lt;11));
<a name="l05458"></a>05458                 <span class="keywordflow">if</span> (ext_phy_link_up) {
<a name="l05459"></a>05459                     legacy_speed = (legacy_status &amp; (3&lt;&lt;9));
<a name="l05460"></a>05460                     <span class="keywordflow">if</span> (legacy_speed == (0&lt;&lt;9))
<a name="l05461"></a>05461                         vars-&gt;line_speed = SPEED_10;
<a name="l05462"></a>05462                     <span class="keywordflow">else</span> if (legacy_speed == (1&lt;&lt;9))
<a name="l05463"></a>05463                         vars-&gt;line_speed =
<a name="l05464"></a>05464                             SPEED_100;
<a name="l05465"></a>05465                     <span class="keywordflow">else</span> if (legacy_speed == (2&lt;&lt;9))
<a name="l05466"></a>05466                         vars-&gt;line_speed =
<a name="l05467"></a>05467                             SPEED_1000;
<a name="l05468"></a>05468                     <span class="keywordflow">else</span> <span class="comment">/* Should not happen */</span>
<a name="l05469"></a>05469                         vars-&gt;line_speed = 0;
<a name="l05470"></a>05470 
<a name="l05471"></a>05471                     if (legacy_status &amp; (1&lt;&lt;8))
<a name="l05472"></a>05472                         vars-&gt;duplex = DUPLEX_FULL;
<a name="l05473"></a>05473                     <span class="keywordflow">else</span>
<a name="l05474"></a>05474                         vars-&gt;duplex = DUPLEX_HALF;
<a name="l05475"></a>05475 
<a name="l05476"></a>05476                     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Link is up &quot;</span>
<a name="l05477"></a>05477                              <span class="stringliteral">&quot;in %dMbps, is_duplex_full&quot;</span>
<a name="l05478"></a>05478                              <span class="stringliteral">&quot;= %d\n&quot;</span>,
<a name="l05479"></a>05479                         vars-&gt;line_speed,
<a name="l05480"></a>05480                         (vars-&gt;duplex == DUPLEX_FULL));
<a name="l05481"></a>05481                     bnx2x_8481_set_legacy_led_mode(params,
<a name="l05482"></a>05482                                  ext_phy_type,
<a name="l05483"></a>05483                                  ext_phy_addr);
<a name="l05484"></a>05484                 }
<a name="l05485"></a>05485             }
<a name="l05486"></a>05486             <span class="keywordflow">break</span>;
<a name="l05487"></a>05487         <span class="keywordflow">default</span>:
<a name="l05488"></a>05488             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;BAD XGXS ext_phy_config 0x%x\n&quot;</span>,
<a name="l05489"></a>05489                params-&gt;ext_phy_config);
<a name="l05490"></a>05490             ext_phy_link_up = 0;
<a name="l05491"></a>05491             <span class="keywordflow">break</span>;
<a name="l05492"></a>05492         }
<a name="l05493"></a>05493         <span class="comment">/* Set SGMII mode for external phy */</span>
<a name="l05494"></a>05494         <span class="keywordflow">if</span> (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) {
<a name="l05495"></a>05495             <span class="keywordflow">if</span> (vars-&gt;line_speed &lt; SPEED_1000)
<a name="l05496"></a>05496                 vars-&gt;phy_flags |= PHY_SGMII_FLAG;
<a name="l05497"></a>05497             <span class="keywordflow">else</span>
<a name="l05498"></a>05498                 vars-&gt;phy_flags &amp;= ~PHY_SGMII_FLAG;
<a name="l05499"></a>05499         }
<a name="l05500"></a>05500 
<a name="l05501"></a>05501     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l05502"></a>05502         ext_phy_type = SERDES_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05503"></a>05503         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l05504"></a>05504         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT:
<a name="l05505"></a>05505             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes Direct\n&quot;</span>);
<a name="l05506"></a>05506             ext_phy_link_up = 1;
<a name="l05507"></a>05507             <span class="keywordflow">break</span>;
<a name="l05508"></a>05508 
<a name="l05509"></a>05509         <span class="keywordflow">case</span> PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482:
<a name="l05510"></a>05510             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes 5482\n&quot;</span>);
<a name="l05511"></a>05511             ext_phy_link_up = 1;
<a name="l05512"></a>05512             <span class="keywordflow">break</span>;
<a name="l05513"></a>05513 
<a name="l05514"></a>05514         <span class="keywordflow">default</span>:
<a name="l05515"></a>05515             DP(NETIF_MSG_LINK,
<a name="l05516"></a>05516                  <span class="stringliteral">&quot;BAD SerDes ext_phy_config 0x%x\n&quot;</span>,
<a name="l05517"></a>05517                  params-&gt;ext_phy_config);
<a name="l05518"></a>05518             ext_phy_link_up = 0;
<a name="l05519"></a>05519             <span class="keywordflow">break</span>;
<a name="l05520"></a>05520         }
<a name="l05521"></a>05521     }
<a name="l05522"></a>05522 
<a name="l05523"></a>05523     <span class="keywordflow">return</span> ext_phy_link_up;
<a name="l05524"></a>05524 }
<a name="l05525"></a>05525 
<a name="l05526"></a>05526 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_link_int_enable(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l05527"></a>05527 {
<a name="l05528"></a>05528     u8 port = params-&gt;port;
<a name="l05529"></a>05529     u32 ext_phy_type;
<a name="l05530"></a>05530     u32 mask;
<a name="l05531"></a>05531     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l05532"></a>05532 
<a name="l05533"></a>05533     <span class="comment">/* setting the status to report on link up</span>
<a name="l05534"></a>05534 <span class="comment">       for either XGXS or SerDes */</span>
<a name="l05535"></a>05535 
<a name="l05536"></a>05536     <span class="keywordflow">if</span> (params-&gt;switch_cfg == SWITCH_CFG_10G) {
<a name="l05537"></a>05537         mask = (NIG_MASK_XGXS0_LINK10G |
<a name="l05538"></a>05538             NIG_MASK_XGXS0_LINK_STATUS);
<a name="l05539"></a>05539         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enabled XGXS interrupt\n&quot;</span>);
<a name="l05540"></a>05540         ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05541"></a>05541         <span class="keywordflow">if</span> ((ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l05542"></a>05542             (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE) &amp;&amp;
<a name="l05543"></a>05543             (ext_phy_type !=
<a name="l05544"></a>05544                 PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN)) {
<a name="l05545"></a>05545             mask |= NIG_MASK_MI_INT;
<a name="l05546"></a>05546             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enabled external phy int\n&quot;</span>);
<a name="l05547"></a>05547         }
<a name="l05548"></a>05548 
<a name="l05549"></a>05549     } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l05550"></a>05550         mask = NIG_MASK_SERDES0_LINK_STATUS;
<a name="l05551"></a>05551         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enabled SerDes interrupt\n&quot;</span>);
<a name="l05552"></a>05552         ext_phy_type = SERDES_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05553"></a>05553         <span class="keywordflow">if</span> ((ext_phy_type !=
<a name="l05554"></a>05554                 PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l05555"></a>05555             (ext_phy_type !=
<a name="l05556"></a>05556                 PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN)) {
<a name="l05557"></a>05557             mask |= NIG_MASK_MI_INT;
<a name="l05558"></a>05558             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;enabled external phy int\n&quot;</span>);
<a name="l05559"></a>05559         }
<a name="l05560"></a>05560     }
<a name="l05561"></a>05561     bnx2x_bits_en(bp,
<a name="l05562"></a>05562               NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
<a name="l05563"></a>05563               mask);
<a name="l05564"></a>05564 
<a name="l05565"></a>05565     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;port %x, is_xgxs %x, int_status 0x%x\n&quot;</span>, port,
<a name="l05566"></a>05566          (params-&gt;switch_cfg == SWITCH_CFG_10G),
<a name="l05567"></a>05567          REG_RD(bp, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4));
<a name="l05568"></a>05568     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot; int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n&quot;</span>,
<a name="l05569"></a>05569          REG_RD(bp, NIG_REG_MASK_INTERRUPT_PORT0 + port*4),
<a name="l05570"></a>05570          REG_RD(bp, NIG_REG_EMAC0_STATUS_MISC_MI_INT + port*0x18),
<a name="l05571"></a>05571          REG_RD(bp, NIG_REG_SERDES0_STATUS_LINK_STATUS+port*0x3c));
<a name="l05572"></a>05572     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot; 10G %x, XGXS_LINK %x\n&quot;</span>,
<a name="l05573"></a>05573        REG_RD(bp, NIG_REG_XGXS0_STATUS_LINK10G + port*0x68),
<a name="l05574"></a>05574        REG_RD(bp, NIG_REG_XGXS0_STATUS_LINK_STATUS + port*0x68));
<a name="l05575"></a>05575 }
<a name="l05576"></a>05576 
<a name="l05577"></a>05577 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8481_rearm_latch_signal(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l05578"></a>05578                     u8 is_mi_int)
<a name="l05579"></a>05579 {
<a name="l05580"></a>05580     u32 latch_status = 0, is_mi_int_status;
<a name="l05581"></a>05581     <span class="comment">/* Disable the MI INT ( external phy int )</span>
<a name="l05582"></a>05582 <span class="comment">     * by writing 1 to the status register. Link down indication</span>
<a name="l05583"></a>05583 <span class="comment">     * is high-active-signal, so in this case we need to write the</span>
<a name="l05584"></a>05584 <span class="comment">     * status to clear the XOR</span>
<a name="l05585"></a>05585 <span class="comment">     */</span>
<a name="l05586"></a>05586     <span class="comment">/* Read Latched signals */</span>
<a name="l05587"></a>05587     latch_status = REG_RD(bp,
<a name="l05588"></a>05588                   NIG_REG_LATCH_STATUS_0 + port*8);
<a name="l05589"></a>05589     is_mi_int_status = REG_RD(bp,
<a name="l05590"></a>05590                   NIG_REG_STATUS_INTERRUPT_PORT0 + port*4);
<a name="l05591"></a>05591     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;original_signal = 0x%x, nig_status = 0x%x,&quot;</span>
<a name="l05592"></a>05592              <span class="stringliteral">&quot;latch_status = 0x%x\n&quot;</span>,
<a name="l05593"></a>05593          is_mi_int, is_mi_int_status, latch_status);
<a name="l05594"></a>05594     <span class="comment">/* Handle only those with latched-signal=up.*/</span>
<a name="l05595"></a>05595     <span class="keywordflow">if</span> (latch_status &amp; 1) {
<a name="l05596"></a>05596         <span class="comment">/* For all latched-signal=up,Write original_signal to status */</span>
<a name="l05597"></a>05597         <span class="keywordflow">if</span> (is_mi_int)
<a name="l05598"></a>05598             bnx2x_bits_en(bp,
<a name="l05599"></a>05599                     NIG_REG_STATUS_INTERRUPT_PORT0
<a name="l05600"></a>05600                     + port*4,
<a name="l05601"></a>05601                     NIG_STATUS_EMAC0_MI_INT);
<a name="l05602"></a>05602         <span class="keywordflow">else</span>
<a name="l05603"></a>05603             bnx2x_bits_dis(bp,
<a name="l05604"></a>05604                      NIG_REG_STATUS_INTERRUPT_PORT0
<a name="l05605"></a>05605                      + port*4,
<a name="l05606"></a>05606                      NIG_STATUS_EMAC0_MI_INT);
<a name="l05607"></a>05607         <span class="comment">/* For all latched-signal=up : Re-Arm Latch signals */</span>
<a name="l05608"></a>05608         REG_WR(bp, NIG_REG_LATCH_STATUS_0 + port*8,
<a name="l05609"></a>05609                (latch_status &amp; 0xfffe) | (latch_status &amp; 1));
<a name="l05610"></a>05610     }
<a name="l05611"></a>05611 }
<a name="l05612"></a>05612 <span class="comment">/*</span>
<a name="l05613"></a>05613 <span class="comment"> * link management</span>
<a name="l05614"></a>05614 <span class="comment"> */</span>
<a name="l05615"></a>05615 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_link_int_ack(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l05616"></a>05616                  <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars, u8 is_10g,
<a name="l05617"></a>05617                  u8 is_mi_int)
<a name="l05618"></a>05618 {
<a name="l05619"></a>05619     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l05620"></a>05620     u8 port = params-&gt;port;
<a name="l05621"></a>05621 
<a name="l05622"></a>05622     <span class="comment">/* first reset all status</span>
<a name="l05623"></a>05623 <span class="comment">     * we assume only one line will be change at a time */</span>
<a name="l05624"></a>05624     bnx2x_bits_dis(bp, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
<a name="l05625"></a>05625              (NIG_STATUS_XGXS0_LINK10G |
<a name="l05626"></a>05626               NIG_STATUS_XGXS0_LINK_STATUS |
<a name="l05627"></a>05627               NIG_STATUS_SERDES0_LINK_STATUS));
<a name="l05628"></a>05628     <span class="keywordflow">if</span> ((XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config)
<a name="l05629"></a>05629         == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481) ||
<a name="l05630"></a>05630     (XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config)
<a name="l05631"></a>05631         == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823)) {
<a name="l05632"></a>05632         bnx2x_8481_rearm_latch_signal(bp, port, is_mi_int);
<a name="l05633"></a>05633     }
<a name="l05634"></a>05634     <span class="keywordflow">if</span> (vars-&gt;phy_link_up) {
<a name="l05635"></a>05635         <span class="keywordflow">if</span> (is_10g) {
<a name="l05636"></a>05636             <span class="comment">/* Disable the 10G link interrupt</span>
<a name="l05637"></a>05637 <span class="comment">             * by writing 1 to the status register</span>
<a name="l05638"></a>05638 <span class="comment">             */</span>
<a name="l05639"></a>05639             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;10G XGXS phy link up\n&quot;</span>);
<a name="l05640"></a>05640             bnx2x_bits_en(bp,
<a name="l05641"></a>05641                       NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
<a name="l05642"></a>05642                       NIG_STATUS_XGXS0_LINK10G);
<a name="l05643"></a>05643 
<a name="l05644"></a>05644         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (params-&gt;switch_cfg == SWITCH_CFG_10G) {
<a name="l05645"></a>05645             <span class="comment">/* Disable the link interrupt</span>
<a name="l05646"></a>05646 <span class="comment">             * by writing 1 to the relevant lane</span>
<a name="l05647"></a>05647 <span class="comment">             * in the status register</span>
<a name="l05648"></a>05648 <span class="comment">             */</span>
<a name="l05649"></a>05649             u32 ser_lane = ((params-&gt;lane_config &amp;
<a name="l05650"></a>05650                     PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) &gt;&gt;
<a name="l05651"></a>05651                     PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
<a name="l05652"></a>05652 
<a name="l05653"></a>05653             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;%d speed XGXS phy link up\n&quot;</span>,
<a name="l05654"></a>05654                  vars-&gt;line_speed);
<a name="l05655"></a>05655             bnx2x_bits_en(bp,
<a name="l05656"></a>05656                       NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
<a name="l05657"></a>05657                       ((1 &lt;&lt; ser_lane) &lt;&lt;
<a name="l05658"></a>05658                        NIG_STATUS_XGXS0_LINK_STATUS_SIZE));
<a name="l05659"></a>05659 
<a name="l05660"></a>05660         } <span class="keywordflow">else</span> { <span class="comment">/* SerDes */</span>
<a name="l05661"></a>05661             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;SerDes phy link up\n&quot;</span>);
<a name="l05662"></a>05662             <span class="comment">/* Disable the link interrupt</span>
<a name="l05663"></a>05663 <span class="comment">             * by writing 1 to the status register</span>
<a name="l05664"></a>05664 <span class="comment">             */</span>
<a name="l05665"></a>05665             bnx2x_bits_en(bp,
<a name="l05666"></a>05666                       NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
<a name="l05667"></a>05667                       NIG_STATUS_SERDES0_LINK_STATUS);
<a name="l05668"></a>05668         }
<a name="l05669"></a>05669 
<a name="l05670"></a>05670     } <span class="keywordflow">else</span> { <span class="comment">/* link_down */</span>
<a name="l05671"></a>05671     }
<a name="l05672"></a>05672 }
<a name="l05673"></a>05673 
<a name="l05674"></a>05674 <span class="keyword">static</span> u8 bnx2x_format_ver(u32 num, u8 *str, u16 len)
<a name="l05675"></a>05675 {
<a name="l05676"></a>05676     u8 *str_ptr = str;
<a name="l05677"></a>05677     u32 mask = 0xf0000000;
<a name="l05678"></a>05678     u8 shift = 8*4;
<a name="l05679"></a>05679     u8 digit;
<a name="l05680"></a>05680     <span class="keywordflow">if</span> (len &lt; 10) {
<a name="l05681"></a>05681         <span class="comment">/* Need more than 10chars for this format */</span>
<a name="l05682"></a>05682         *str_ptr = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l05683"></a>05683         <span class="keywordflow">return</span> -EINVAL;
<a name="l05684"></a>05684     }
<a name="l05685"></a>05685     <span class="keywordflow">while</span> (shift &gt; 0) {
<a name="l05686"></a>05686 
<a name="l05687"></a>05687         shift -= 4;
<a name="l05688"></a>05688         digit = ((num &amp; mask) &gt;&gt; shift);
<a name="l05689"></a>05689         <span class="keywordflow">if</span> (digit &lt; 0xa)
<a name="l05690"></a>05690             *str_ptr = digit + <span class="charliteral">&#39;0&#39;</span>;
<a name="l05691"></a>05691         <span class="keywordflow">else</span>
<a name="l05692"></a>05692             *str_ptr = digit - 0xa + <span class="charliteral">&#39;a&#39;</span>;
<a name="l05693"></a>05693         str_ptr++;
<a name="l05694"></a>05694         mask = mask &gt;&gt; 4;
<a name="l05695"></a>05695         <span class="keywordflow">if</span> (shift == 4*4) {
<a name="l05696"></a>05696             *str_ptr = <span class="charliteral">&#39;:&#39;</span>;
<a name="l05697"></a>05697             str_ptr++;
<a name="l05698"></a>05698         }
<a name="l05699"></a>05699     }
<a name="l05700"></a>05700     *str_ptr = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l05701"></a>05701     <span class="keywordflow">return</span> 0;
<a name="l05702"></a>05702 }
<a name="l05703"></a>05703 
<a name="l05704"></a>05704 u8 bnx2x_get_ext_phy_fw_version(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u8 driver_loaded,
<a name="l05705"></a>05705                   u8 *version, u16 len)
<a name="l05706"></a>05706 {
<a name="l05707"></a>05707     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp;
<a name="l05708"></a>05708     u32 ext_phy_type = 0;
<a name="l05709"></a>05709     u32 spirom_ver = 0;
<a name="l05710"></a>05710     u8 status;
<a name="l05711"></a>05711 
<a name="l05712"></a>05712     <span class="keywordflow">if</span> (version == NULL || params == NULL)
<a name="l05713"></a>05713         <span class="keywordflow">return</span> -EINVAL;
<a name="l05714"></a>05714     bp = params-&gt;bp;
<a name="l05715"></a>05715 
<a name="l05716"></a>05716     spirom_ver = REG_RD(bp, params-&gt;shmem_base +
<a name="l05717"></a>05717            offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l05718"></a>05718                 port_mb[params-&gt;port].ext_phy_fw_version));
<a name="l05719"></a>05719 
<a name="l05720"></a>05720     status = 0;
<a name="l05721"></a>05721     <span class="comment">/* reset the returned value to zero */</span>
<a name="l05722"></a>05722     ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05723"></a>05723     <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l05724"></a>05724     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l05725"></a>05725 
<a name="l05726"></a>05726         <span class="keywordflow">if</span> (len &lt; 5)
<a name="l05727"></a>05727             <span class="keywordflow">return</span> -EINVAL;
<a name="l05728"></a>05728 
<a name="l05729"></a>05729         version[0] = (spirom_ver &amp; 0xFF);
<a name="l05730"></a>05730         version[1] = (spirom_ver &amp; 0xFF00) &gt;&gt; 8;
<a name="l05731"></a>05731         version[2] = (spirom_ver &amp; 0xFF0000) &gt;&gt; 16;
<a name="l05732"></a>05732         version[3] = (spirom_ver &amp; 0xFF000000) &gt;&gt; 24;
<a name="l05733"></a>05733         version[4] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l05734"></a>05734 
<a name="l05735"></a>05735         <span class="keywordflow">break</span>;
<a name="l05736"></a>05736     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l05737"></a>05737     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l05738"></a>05738     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l05739"></a>05739     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
<a name="l05740"></a>05740     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l05741"></a>05741         status = bnx2x_format_ver(spirom_ver, version, len);
<a name="l05742"></a>05742         <span class="keywordflow">break</span>;
<a name="l05743"></a>05743     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
<a name="l05744"></a>05744     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l05745"></a>05745         spirom_ver = ((spirom_ver &amp; 0xF80) &gt;&gt; 7) &lt;&lt; 16 |
<a name="l05746"></a>05746             (spirom_ver &amp; 0x7F);
<a name="l05747"></a>05747         status = bnx2x_format_ver(spirom_ver, version, len);
<a name="l05748"></a>05748         <span class="keywordflow">break</span>;
<a name="l05749"></a>05749     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l05750"></a>05750     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
<a name="l05751"></a>05751         version[0] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l05752"></a>05752         <span class="keywordflow">break</span>;
<a name="l05753"></a>05753 
<a name="l05754"></a>05754     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
<a name="l05755"></a>05755         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_get_ext_phy_fw_version:&quot;</span>
<a name="l05756"></a>05756                     <span class="stringliteral">&quot; type is FAILURE!\n&quot;</span>);
<a name="l05757"></a>05757         status = -EINVAL;
<a name="l05758"></a>05758         <span class="keywordflow">break</span>;
<a name="l05759"></a>05759 
<a name="l05760"></a>05760     <span class="keywordflow">default</span>:
<a name="l05761"></a>05761         <span class="keywordflow">break</span>;
<a name="l05762"></a>05762     }
<a name="l05763"></a>05763     <span class="keywordflow">return</span> status;
<a name="l05764"></a>05764 }
<a name="l05765"></a>05765 
<a name="l05766"></a>05766 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_set_xgxs_loopback(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l05767"></a>05767                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l05768"></a>05768                   u8 is_10g)
<a name="l05769"></a>05769 {
<a name="l05770"></a>05770     u8 port = params-&gt;port;
<a name="l05771"></a>05771     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l05772"></a>05772 
<a name="l05773"></a>05773     <span class="keywordflow">if</span> (is_10g) {
<a name="l05774"></a>05774         u32 md_devad;
<a name="l05775"></a>05775 
<a name="l05776"></a>05776         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 10G loopback enable\n&quot;</span>);
<a name="l05777"></a>05777 
<a name="l05778"></a>05778         <span class="comment">/* change the uni_phy_addr in the nig */</span>
<a name="l05779"></a>05779         md_devad = REG_RD(bp, (NIG_REG_XGXS0_CTRL_MD_DEVAD +
<a name="l05780"></a>05780                       port*0x18));
<a name="l05781"></a>05781 
<a name="l05782"></a>05782         REG_WR(bp, NIG_REG_XGXS0_CTRL_MD_DEVAD + port*0x18, 0x5);
<a name="l05783"></a>05783 
<a name="l05784"></a>05784         bnx2x_cl45_write(bp, port, 0,
<a name="l05785"></a>05785                    params-&gt;phy_addr,
<a name="l05786"></a>05786                    5,
<a name="l05787"></a>05787                    (MDIO_REG_BANK_AER_BLOCK +
<a name="l05788"></a>05788                 (MDIO_AER_BLOCK_AER_REG &amp; 0xf)),
<a name="l05789"></a>05789                    0x2800);
<a name="l05790"></a>05790 
<a name="l05791"></a>05791         bnx2x_cl45_write(bp, port, 0,
<a name="l05792"></a>05792                    params-&gt;phy_addr,
<a name="l05793"></a>05793                    5,
<a name="l05794"></a>05794                    (MDIO_REG_BANK_CL73_IEEEB0 +
<a name="l05795"></a>05795                 (MDIO_CL73_IEEEB0_CL73_AN_CONTROL &amp; 0xf)),
<a name="l05796"></a>05796                    0x6041);
<a name="l05797"></a>05797         msleep(200);
<a name="l05798"></a>05798         <span class="comment">/* set aer mmd back */</span>
<a name="l05799"></a>05799         bnx2x_set_aer_mmd(params, vars);
<a name="l05800"></a>05800 
<a name="l05801"></a>05801         <span class="comment">/* and md_devad */</span>
<a name="l05802"></a>05802         REG_WR(bp, NIG_REG_XGXS0_CTRL_MD_DEVAD + port*0x18,
<a name="l05803"></a>05803                 md_devad);
<a name="l05804"></a>05804 
<a name="l05805"></a>05805     } <span class="keywordflow">else</span> {
<a name="l05806"></a>05806         u16 mii_control;
<a name="l05807"></a>05807 
<a name="l05808"></a>05808         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;XGXS 1G loopback enable\n&quot;</span>);
<a name="l05809"></a>05809 
<a name="l05810"></a>05810         CL45_RD_OVER_CL22(bp, port,
<a name="l05811"></a>05811                       params-&gt;phy_addr,
<a name="l05812"></a>05812                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l05813"></a>05813                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l05814"></a>05814                       &amp;mii_control);
<a name="l05815"></a>05815 
<a name="l05816"></a>05816         CL45_WR_OVER_CL22(bp, port,
<a name="l05817"></a>05817                       params-&gt;phy_addr,
<a name="l05818"></a>05818                       MDIO_REG_BANK_COMBO_IEEE0,
<a name="l05819"></a>05819                       MDIO_COMBO_IEEE0_MII_CONTROL,
<a name="l05820"></a>05820                       (mii_control |
<a name="l05821"></a>05821                        MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK));
<a name="l05822"></a>05822     }
<a name="l05823"></a>05823 }
<a name="l05824"></a>05824 
<a name="l05825"></a>05825 
<a name="l05826"></a>05826 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_ext_phy_loopback(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params)
<a name="l05827"></a>05827 {
<a name="l05828"></a>05828     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l05829"></a>05829     u8 ext_phy_addr;
<a name="l05830"></a>05830     u32 ext_phy_type;
<a name="l05831"></a>05831 
<a name="l05832"></a>05832     <span class="keywordflow">if</span> (params-&gt;switch_cfg == SWITCH_CFG_10G) {
<a name="l05833"></a>05833         ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05834"></a>05834         ext_phy_addr = XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l05835"></a>05835         <span class="comment">/* CL37 Autoneg Enabled */</span>
<a name="l05836"></a>05836         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l05837"></a>05837         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l05838"></a>05838         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN:
<a name="l05839"></a>05839             DP(NETIF_MSG_LINK,
<a name="l05840"></a>05840                 <span class="stringliteral">&quot;ext_phy_loopback: We should not get here\n&quot;</span>);
<a name="l05841"></a>05841             <span class="keywordflow">break</span>;
<a name="l05842"></a>05842         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
<a name="l05843"></a>05843             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;ext_phy_loopback: 8705\n&quot;</span>);
<a name="l05844"></a>05844             <span class="keywordflow">break</span>;
<a name="l05845"></a>05845         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
<a name="l05846"></a>05846             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;ext_phy_loopback: 8706\n&quot;</span>);
<a name="l05847"></a>05847             <span class="keywordflow">break</span>;
<a name="l05848"></a>05848         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l05849"></a>05849             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;PMA/PMD ext_phy_loopback: 8726\n&quot;</span>);
<a name="l05850"></a>05850             bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l05851"></a>05851                        ext_phy_addr,
<a name="l05852"></a>05852                        MDIO_PMA_DEVAD,
<a name="l05853"></a>05853                        MDIO_PMA_REG_CTRL,
<a name="l05854"></a>05854                        0x0001);
<a name="l05855"></a>05855             <span class="keywordflow">break</span>;
<a name="l05856"></a>05856         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
<a name="l05857"></a>05857             <span class="comment">/* SFX7101_XGXS_TEST1 */</span>
<a name="l05858"></a>05858             bnx2x_cl45_write(bp, params-&gt;port, ext_phy_type,
<a name="l05859"></a>05859                        ext_phy_addr,
<a name="l05860"></a>05860                        MDIO_XS_DEVAD,
<a name="l05861"></a>05861                        MDIO_XS_SFX7101_XGXS_TEST1,
<a name="l05862"></a>05862                        0x100);
<a name="l05863"></a>05863             DP(NETIF_MSG_LINK,
<a name="l05864"></a>05864                 <span class="stringliteral">&quot;ext_phy_loopback: set ext phy loopback\n&quot;</span>);
<a name="l05865"></a>05865             <span class="keywordflow">break</span>;
<a name="l05866"></a>05866         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l05867"></a>05867 
<a name="l05868"></a>05868             <span class="keywordflow">break</span>;
<a name="l05869"></a>05869         } <span class="comment">/* switch external PHY type */</span>
<a name="l05870"></a>05870     } <span class="keywordflow">else</span> {
<a name="l05871"></a>05871         <span class="comment">/* serdes */</span>
<a name="l05872"></a>05872         ext_phy_type = SERDES_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l05873"></a>05873         ext_phy_addr = (params-&gt;ext_phy_config  &amp;
<a name="l05874"></a>05874         PORT_HW_CFG_SERDES_EXT_PHY_ADDR_MASK)
<a name="l05875"></a>05875         &gt;&gt; PORT_HW_CFG_SERDES_EXT_PHY_ADDR_SHIFT;
<a name="l05876"></a>05876     }
<a name="l05877"></a>05877 }
<a name="l05878"></a>05878 
<a name="l05879"></a>05879 
<a name="l05880"></a>05880 <span class="comment">/*</span>
<a name="l05881"></a>05881 <span class="comment"> *------------------------------------------------------------------------</span>
<a name="l05882"></a>05882 <span class="comment"> * bnx2x_override_led_value -</span>
<a name="l05883"></a>05883 <span class="comment"> *</span>
<a name="l05884"></a>05884 <span class="comment"> * Override the led value of the requsted led</span>
<a name="l05885"></a>05885 <span class="comment"> *</span>
<a name="l05886"></a>05886 <span class="comment"> *------------------------------------------------------------------------</span>
<a name="l05887"></a>05887 <span class="comment"> */</span>
<a name="l05888"></a>05888 u8 bnx2x_override_led_value(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port,
<a name="l05889"></a>05889               u32 led_idx, u32 value)
<a name="l05890"></a>05890 {
<a name="l05891"></a>05891     u32 reg_val;
<a name="l05892"></a>05892 
<a name="l05893"></a>05893     <span class="comment">/* If port 0 then use EMAC0, else use EMAC1*/</span>
<a name="l05894"></a>05894     u32 emac_base = (port) ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l05895"></a>05895 
<a name="l05896"></a>05896     DP(NETIF_MSG_LINK,
<a name="l05897"></a>05897          <span class="stringliteral">&quot;bnx2x_override_led_value() port %x led_idx %d value %d\n&quot;</span>,
<a name="l05898"></a>05898          port, led_idx, value);
<a name="l05899"></a>05899 
<a name="l05900"></a>05900     <span class="keywordflow">switch</span> (led_idx) {
<a name="l05901"></a>05901     <span class="keywordflow">case</span> 0: <span class="comment">/* 10MB led */</span>
<a name="l05902"></a>05902         <span class="comment">/* Read the current value of the LED register in</span>
<a name="l05903"></a>05903 <span class="comment">        the EMAC block */</span>
<a name="l05904"></a>05904         reg_val = REG_RD(bp, emac_base + EMAC_REG_EMAC_LED);
<a name="l05905"></a>05905         <span class="comment">/* Set the OVERRIDE bit to 1 */</span>
<a name="l05906"></a>05906         reg_val |= EMAC_LED_OVERRIDE;
<a name="l05907"></a>05907         <span class="comment">/* If value is 1, set the 10M_OVERRIDE bit,</span>
<a name="l05908"></a>05908 <span class="comment">        otherwise reset it.*/</span>
<a name="l05909"></a>05909         reg_val = (value == 1) ? (reg_val | EMAC_LED_10MB_OVERRIDE) :
<a name="l05910"></a>05910             (reg_val &amp; ~EMAC_LED_10MB_OVERRIDE);
<a name="l05911"></a>05911         REG_WR(bp, emac_base + EMAC_REG_EMAC_LED, reg_val);
<a name="l05912"></a>05912         <span class="keywordflow">break</span>;
<a name="l05913"></a>05913     <span class="keywordflow">case</span> 1: <span class="comment">/*100MB led    */</span>
<a name="l05914"></a>05914         <span class="comment">/*Read the current value of the LED register in</span>
<a name="l05915"></a>05915 <span class="comment">        the EMAC block */</span>
<a name="l05916"></a>05916         reg_val = REG_RD(bp, emac_base + EMAC_REG_EMAC_LED);
<a name="l05917"></a>05917         <span class="comment">/*  Set the OVERRIDE bit to 1 */</span>
<a name="l05918"></a>05918         reg_val |= EMAC_LED_OVERRIDE;
<a name="l05919"></a>05919         <span class="comment">/*  If value is 1, set the 100M_OVERRIDE bit,</span>
<a name="l05920"></a>05920 <span class="comment">        otherwise reset it.*/</span>
<a name="l05921"></a>05921         reg_val = (value == 1) ? (reg_val | EMAC_LED_100MB_OVERRIDE) :
<a name="l05922"></a>05922             (reg_val &amp; ~EMAC_LED_100MB_OVERRIDE);
<a name="l05923"></a>05923         REG_WR(bp, emac_base + EMAC_REG_EMAC_LED, reg_val);
<a name="l05924"></a>05924         <span class="keywordflow">break</span>;
<a name="l05925"></a>05925     <span class="keywordflow">case</span> 2: <span class="comment">/* 1000MB led */</span>
<a name="l05926"></a>05926         <span class="comment">/* Read the current value of the LED register in the</span>
<a name="l05927"></a>05927 <span class="comment">        EMAC block */</span>
<a name="l05928"></a>05928         reg_val = REG_RD(bp, emac_base + EMAC_REG_EMAC_LED);
<a name="l05929"></a>05929         <span class="comment">/* Set the OVERRIDE bit to 1 */</span>
<a name="l05930"></a>05930         reg_val |= EMAC_LED_OVERRIDE;
<a name="l05931"></a>05931         <span class="comment">/* If value is 1, set the 1000M_OVERRIDE bit, otherwise</span>
<a name="l05932"></a>05932 <span class="comment">        reset it. */</span>
<a name="l05933"></a>05933         reg_val = (value == 1) ? (reg_val | EMAC_LED_1000MB_OVERRIDE) :
<a name="l05934"></a>05934             (reg_val &amp; ~EMAC_LED_1000MB_OVERRIDE);
<a name="l05935"></a>05935         REG_WR(bp, emac_base + EMAC_REG_EMAC_LED, reg_val);
<a name="l05936"></a>05936         <span class="keywordflow">break</span>;
<a name="l05937"></a>05937     <span class="keywordflow">case</span> 3: <span class="comment">/* 2500MB led */</span>
<a name="l05938"></a>05938         <span class="comment">/*  Read the current value of the LED register in the</span>
<a name="l05939"></a>05939 <span class="comment">        EMAC block*/</span>
<a name="l05940"></a>05940         reg_val = REG_RD(bp, emac_base + EMAC_REG_EMAC_LED);
<a name="l05941"></a>05941         <span class="comment">/* Set the OVERRIDE bit to 1 */</span>
<a name="l05942"></a>05942         reg_val |= EMAC_LED_OVERRIDE;
<a name="l05943"></a>05943         <span class="comment">/*  If value is 1, set the 2500M_OVERRIDE bit, otherwise</span>
<a name="l05944"></a>05944 <span class="comment">        reset it.*/</span>
<a name="l05945"></a>05945         reg_val = (value == 1) ? (reg_val | EMAC_LED_2500MB_OVERRIDE) :
<a name="l05946"></a>05946             (reg_val &amp; ~EMAC_LED_2500MB_OVERRIDE);
<a name="l05947"></a>05947         REG_WR(bp, emac_base + EMAC_REG_EMAC_LED, reg_val);
<a name="l05948"></a>05948         <span class="keywordflow">break</span>;
<a name="l05949"></a>05949     <span class="keywordflow">case</span> 4: <span class="comment">/*10G led */</span>
<a name="l05950"></a>05950         <span class="keywordflow">if</span> (port == 0) {
<a name="l05951"></a>05951             REG_WR(bp, NIG_REG_LED_10G_P0,
<a name="l05952"></a>05952                     value);
<a name="l05953"></a>05953         } <span class="keywordflow">else</span> {
<a name="l05954"></a>05954             REG_WR(bp, NIG_REG_LED_10G_P1,
<a name="l05955"></a>05955                     value);
<a name="l05956"></a>05956         }
<a name="l05957"></a>05957         <span class="keywordflow">break</span>;
<a name="l05958"></a>05958     <span class="keywordflow">case</span> 5: <span class="comment">/* TRAFFIC led */</span>
<a name="l05959"></a>05959         <span class="comment">/* Find if the traffic control is via BMAC or EMAC */</span>
<a name="l05960"></a>05960         <span class="keywordflow">if</span> (port == 0)
<a name="l05961"></a>05961             reg_val = REG_RD(bp, NIG_REG_NIG_EMAC0_EN);
<a name="l05962"></a>05962         <span class="keywordflow">else</span>
<a name="l05963"></a>05963             reg_val = REG_RD(bp, NIG_REG_NIG_EMAC1_EN);
<a name="l05964"></a>05964 
<a name="l05965"></a>05965         <span class="comment">/*  Override the traffic led in the EMAC:*/</span>
<a name="l05966"></a>05966         <span class="keywordflow">if</span> (reg_val == 1) {
<a name="l05967"></a>05967             <span class="comment">/* Read the current value of the LED register in</span>
<a name="l05968"></a>05968 <span class="comment">            the EMAC block */</span>
<a name="l05969"></a>05969             reg_val = REG_RD(bp, emac_base +
<a name="l05970"></a>05970                          EMAC_REG_EMAC_LED);
<a name="l05971"></a>05971             <span class="comment">/* Set the TRAFFIC_OVERRIDE bit to 1 */</span>
<a name="l05972"></a>05972             reg_val |= EMAC_LED_OVERRIDE;
<a name="l05973"></a>05973             <span class="comment">/* If value is 1, set the TRAFFIC bit, otherwise</span>
<a name="l05974"></a>05974 <span class="comment">            reset it.*/</span>
<a name="l05975"></a>05975             reg_val = (value == 1) ? (reg_val | EMAC_LED_TRAFFIC) :
<a name="l05976"></a>05976                 (reg_val &amp; ~EMAC_LED_TRAFFIC);
<a name="l05977"></a>05977             REG_WR(bp, emac_base + EMAC_REG_EMAC_LED, reg_val);
<a name="l05978"></a>05978         } <span class="keywordflow">else</span> { <span class="comment">/* Override the traffic led in the BMAC: */</span>
<a name="l05979"></a>05979             REG_WR(bp, NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0
<a name="l05980"></a>05980                    + port*4, 1);
<a name="l05981"></a>05981             REG_WR(bp, NIG_REG_LED_CONTROL_TRAFFIC_P0 + port*4,
<a name="l05982"></a>05982                     value);
<a name="l05983"></a>05983         }
<a name="l05984"></a>05984         <span class="keywordflow">break</span>;
<a name="l05985"></a>05985     <span class="keywordflow">default</span>:
<a name="l05986"></a>05986         DP(NETIF_MSG_LINK,
<a name="l05987"></a>05987              <span class="stringliteral">&quot;bnx2x_override_led_value() unknown led index %d &quot;</span>
<a name="l05988"></a>05988              <span class="stringliteral">&quot;(should be 0-5)\n&quot;</span>, led_idx);
<a name="l05989"></a>05989         <span class="keywordflow">return</span> -EINVAL;
<a name="l05990"></a>05990     }
<a name="l05991"></a>05991 
<a name="l05992"></a>05992     <span class="keywordflow">return</span> 0;
<a name="l05993"></a>05993 }
<a name="l05994"></a>05994 
<a name="l05995"></a>05995 
<a name="l05996"></a>05996 u8 bnx2x_set_led(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, u8 mode, u32 speed)
<a name="l05997"></a>05997 {
<a name="l05998"></a>05998     u8 port = params-&gt;port;
<a name="l05999"></a>05999     u16 hw_led_mode = params-&gt;hw_led_mode;
<a name="l06000"></a>06000     u8 rc = 0;
<a name="l06001"></a>06001     u32 tmp;
<a name="l06002"></a>06002     u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
<a name="l06003"></a>06003     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l06004"></a>06004     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06005"></a>06005     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_set_led: port %x, mode %d\n&quot;</span>, port, mode);
<a name="l06006"></a>06006     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;speed 0x%x, hw_led_mode 0x%x\n&quot;</span>,
<a name="l06007"></a>06007          speed, hw_led_mode);
<a name="l06008"></a>06008     <span class="keywordflow">switch</span> (mode) {
<a name="l06009"></a>06009     <span class="keywordflow">case</span> LED_MODE_OFF:
<a name="l06010"></a>06010         REG_WR(bp, NIG_REG_LED_10G_P0 + port*4, 0);
<a name="l06011"></a>06011         REG_WR(bp, NIG_REG_LED_MODE_P0 + port*4,
<a name="l06012"></a>06012                SHARED_HW_CFG_LED_MAC1);
<a name="l06013"></a>06013 
<a name="l06014"></a>06014         tmp = EMAC_RD(bp, EMAC_REG_EMAC_LED);
<a name="l06015"></a>06015         EMAC_WR(bp, EMAC_REG_EMAC_LED, (tmp | EMAC_LED_OVERRIDE));
<a name="l06016"></a>06016         <span class="keywordflow">break</span>;
<a name="l06017"></a>06017 
<a name="l06018"></a>06018     <span class="keywordflow">case</span> LED_MODE_OPER:
<a name="l06019"></a>06019         <span class="keywordflow">if</span> (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) {
<a name="l06020"></a>06020             REG_WR(bp, NIG_REG_LED_MODE_P0 + port*4, 0);
<a name="l06021"></a>06021             REG_WR(bp, NIG_REG_LED_10G_P0 + port*4, 1);
<a name="l06022"></a>06022         } <span class="keywordflow">else</span> {
<a name="l06023"></a>06023             REG_WR(bp, NIG_REG_LED_MODE_P0 + port*4,
<a name="l06024"></a>06024                    hw_led_mode);
<a name="l06025"></a>06025         }
<a name="l06026"></a>06026 
<a name="l06027"></a>06027         REG_WR(bp, NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0 +
<a name="l06028"></a>06028                port*4, 0);
<a name="l06029"></a>06029         <span class="comment">/* Set blinking rate to ~15.9Hz */</span>
<a name="l06030"></a>06030         REG_WR(bp, NIG_REG_LED_CONTROL_BLINK_RATE_P0 + port*4,
<a name="l06031"></a>06031                LED_BLINK_RATE_VAL);
<a name="l06032"></a>06032         REG_WR(bp, NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0 +
<a name="l06033"></a>06033                port*4, 1);
<a name="l06034"></a>06034         tmp = EMAC_RD(bp, EMAC_REG_EMAC_LED);
<a name="l06035"></a>06035         EMAC_WR(bp, EMAC_REG_EMAC_LED,
<a name="l06036"></a>06036                 (tmp &amp; (~EMAC_LED_OVERRIDE)));
<a name="l06037"></a>06037 
<a name="l06038"></a>06038         <span class="keywordflow">if</span> (CHIP_IS_E1(bp) &amp;&amp;
<a name="l06039"></a>06039             ((speed == SPEED_2500) ||
<a name="l06040"></a>06040              (speed == SPEED_1000) ||
<a name="l06041"></a>06041              (speed == SPEED_100) ||
<a name="l06042"></a>06042              (speed == SPEED_10))) {
<a name="l06043"></a>06043             <span class="comment">/* On Everest 1 Ax chip versions for speeds less than</span>
<a name="l06044"></a>06044 <span class="comment">            10G LED scheme is different */</span>
<a name="l06045"></a>06045             REG_WR(bp, NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0
<a name="l06046"></a>06046                    + port*4, 1);
<a name="l06047"></a>06047             REG_WR(bp, NIG_REG_LED_CONTROL_TRAFFIC_P0 +
<a name="l06048"></a>06048                    port*4, 0);
<a name="l06049"></a>06049             REG_WR(bp, NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0 +
<a name="l06050"></a>06050                    port*4, 1);
<a name="l06051"></a>06051         }
<a name="l06052"></a>06052         <span class="keywordflow">break</span>;
<a name="l06053"></a>06053 
<a name="l06054"></a>06054     <span class="keywordflow">default</span>:
<a name="l06055"></a>06055         rc = -EINVAL;
<a name="l06056"></a>06056         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_set_led: Invalid led mode %d\n&quot;</span>,
<a name="l06057"></a>06057              mode);
<a name="l06058"></a>06058         <span class="keywordflow">break</span>;
<a name="l06059"></a>06059     }
<a name="l06060"></a>06060     <span class="keywordflow">return</span> rc;
<a name="l06061"></a>06061 
<a name="l06062"></a>06062 }
<a name="l06063"></a>06063 
<a name="l06064"></a>06064 u8 bnx2x_test_link(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l06065"></a>06065 {
<a name="l06066"></a>06066     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06067"></a>06067     u16 gp_status = 0;
<a name="l06068"></a>06068 
<a name="l06069"></a>06069     CL45_RD_OVER_CL22(bp, params-&gt;port,
<a name="l06070"></a>06070                   params-&gt;phy_addr,
<a name="l06071"></a>06071                   MDIO_REG_BANK_GP_STATUS,
<a name="l06072"></a>06072                   MDIO_GP_STATUS_TOP_AN_STATUS1,
<a name="l06073"></a>06073                   &amp;gp_status);
<a name="l06074"></a>06074     <span class="comment">/* link is up only if both local phy and external phy are up */</span>
<a name="l06075"></a>06075     <span class="keywordflow">if</span> ((gp_status &amp; MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS) &amp;&amp;
<a name="l06076"></a>06076         bnx2x_ext_phy_is_link_up(params, vars, 1))
<a name="l06077"></a>06077         <span class="keywordflow">return</span> 0;
<a name="l06078"></a>06078 
<a name="l06079"></a>06079     <span class="keywordflow">return</span> -ESRCH;
<a name="l06080"></a>06080 }
<a name="l06081"></a>06081 
<a name="l06082"></a>06082 <span class="keyword">static</span> u8 bnx2x_link_initialize(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l06083"></a>06083                   <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l06084"></a>06084 {
<a name="l06085"></a>06085     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06086"></a>06086     u8 port = params-&gt;port;
<a name="l06087"></a>06087     u8 rc = 0;
<a name="l06088"></a>06088     u8 non_ext_phy;
<a name="l06089"></a>06089     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l06090"></a>06090 
<a name="l06091"></a>06091     <span class="comment">/* Activate the external PHY */</span>
<a name="l06092"></a>06092     bnx2x_ext_phy_reset(params, vars);
<a name="l06093"></a>06093 
<a name="l06094"></a>06094     bnx2x_set_aer_mmd(params, vars);
<a name="l06095"></a>06095 
<a name="l06096"></a>06096     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG)
<a name="l06097"></a>06097         bnx2x_set_master_ln(params);
<a name="l06098"></a>06098 
<a name="l06099"></a>06099     rc = bnx2x_reset_unicore(params);
<a name="l06100"></a>06100     <span class="comment">/* reset the SerDes and wait for reset bit return low */</span>
<a name="l06101"></a>06101     <span class="keywordflow">if</span> (rc != 0)
<a name="l06102"></a>06102         <span class="keywordflow">return</span> rc;
<a name="l06103"></a>06103 
<a name="l06104"></a>06104     bnx2x_set_aer_mmd(params, vars);
<a name="l06105"></a>06105 
<a name="l06106"></a>06106     <span class="comment">/* setting the masterLn_def again after the reset */</span>
<a name="l06107"></a>06107     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l06108"></a>06108         bnx2x_set_master_ln(params);
<a name="l06109"></a>06109         bnx2x_set_swap_lanes(params);
<a name="l06110"></a>06110     }
<a name="l06111"></a>06111 
<a name="l06112"></a>06112     <span class="keywordflow">if</span> (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG) {
<a name="l06113"></a>06113         <span class="keywordflow">if</span> ((params-&gt;req_line_speed &amp;&amp;
<a name="l06114"></a>06114             ((params-&gt;req_line_speed == SPEED_100) ||
<a name="l06115"></a>06115              (params-&gt;req_line_speed == SPEED_10))) ||
<a name="l06116"></a>06116             (!params-&gt;req_line_speed &amp;&amp;
<a name="l06117"></a>06117              (params-&gt;speed_cap_mask &gt;=
<a name="l06118"></a>06118                PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL) &amp;&amp;
<a name="l06119"></a>06119              (params-&gt;speed_cap_mask &lt;
<a name="l06120"></a>06120                PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)
<a name="l06121"></a>06121              ))  {
<a name="l06122"></a>06122             vars-&gt;phy_flags |= PHY_SGMII_FLAG;
<a name="l06123"></a>06123         } <span class="keywordflow">else</span> {
<a name="l06124"></a>06124             vars-&gt;phy_flags &amp;= ~PHY_SGMII_FLAG;
<a name="l06125"></a>06125         }
<a name="l06126"></a>06126     }
<a name="l06127"></a>06127     <span class="comment">/* In case of external phy existance, the line speed would be the</span>
<a name="l06128"></a>06128 <span class="comment">     line speed linked up by the external phy. In case it is direct only,</span>
<a name="l06129"></a>06129 <span class="comment">      then the line_speed during initialization will be equal to the</span>
<a name="l06130"></a>06130 <span class="comment">       req_line_speed*/</span>
<a name="l06131"></a>06131     vars-&gt;line_speed = params-&gt;req_line_speed;
<a name="l06132"></a>06132 
<a name="l06133"></a>06133     bnx2x_calc_ieee_aneg_adv(params, &amp;vars-&gt;ieee_fc);
<a name="l06134"></a>06134 
<a name="l06135"></a>06135     <span class="comment">/* init ext phy and enable link state int */</span>
<a name="l06136"></a>06136     non_ext_phy = ((ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) ||
<a name="l06137"></a>06137                (params-&gt;loopback_mode == LOOPBACK_XGXS_10));
<a name="l06138"></a>06138 
<a name="l06139"></a>06139     <span class="keywordflow">if</span> (non_ext_phy ||
<a name="l06140"></a>06140         (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705) ||
<a name="l06141"></a>06141         (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706) ||
<a name="l06142"></a>06142         (ext_phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726) ||
<a name="l06143"></a>06143         (params-&gt;loopback_mode == LOOPBACK_EXT_PHY)) {
<a name="l06144"></a>06144         <span class="keywordflow">if</span> (params-&gt;req_line_speed == SPEED_AUTO_NEG)
<a name="l06145"></a>06145             bnx2x_set_parallel_detection(params, vars-&gt;phy_flags);
<a name="l06146"></a>06146         bnx2x_init_internal_phy(params, vars, non_ext_phy);
<a name="l06147"></a>06147     }
<a name="l06148"></a>06148 
<a name="l06149"></a>06149     <span class="keywordflow">if</span> (!non_ext_phy)
<a name="l06150"></a>06150         rc |= bnx2x_ext_phy_init(params, vars);
<a name="l06151"></a>06151 
<a name="l06152"></a>06152     bnx2x_bits_dis(bp, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
<a name="l06153"></a>06153              (NIG_STATUS_XGXS0_LINK10G |
<a name="l06154"></a>06154               NIG_STATUS_XGXS0_LINK_STATUS |
<a name="l06155"></a>06155               NIG_STATUS_SERDES0_LINK_STATUS));
<a name="l06156"></a>06156 
<a name="l06157"></a>06157     <span class="keywordflow">return</span> rc;
<a name="l06158"></a>06158 
<a name="l06159"></a>06159 }
<a name="l06160"></a>06160 
<a name="l06161"></a>06161 
<a name="l06162"></a>06162 u8 bnx2x_phy_init(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l06163"></a>06163 {
<a name="l06164"></a>06164     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06165"></a>06165     u32 val;
<a name="l06166"></a>06166 
<a name="l06167"></a>06167     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Phy Initialization started\n&quot;</span>);
<a name="l06168"></a>06168     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;req_speed %d, req_flowctrl %d\n&quot;</span>,
<a name="l06169"></a>06169          params-&gt;req_line_speed, params-&gt;req_flow_ctrl);
<a name="l06170"></a>06170     vars-&gt;link_status = 0;
<a name="l06171"></a>06171     vars-&gt;phy_link_up = 0;
<a name="l06172"></a>06172     vars-&gt;link_up = 0;
<a name="l06173"></a>06173     vars-&gt;line_speed = 0;
<a name="l06174"></a>06174     vars-&gt;duplex = DUPLEX_FULL;
<a name="l06175"></a>06175     vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06176"></a>06176     vars-&gt;mac_type = MAC_TYPE_NONE;
<a name="l06177"></a>06177 
<a name="l06178"></a>06178     <span class="keywordflow">if</span> (params-&gt;switch_cfg ==  SWITCH_CFG_1G)
<a name="l06179"></a>06179         vars-&gt;phy_flags = PHY_SERDES_FLAG;
<a name="l06180"></a>06180     <span class="keywordflow">else</span>
<a name="l06181"></a>06181         vars-&gt;phy_flags = PHY_XGXS_FLAG;
<a name="l06182"></a>06182 
<a name="l06183"></a>06183     <span class="comment">/* disable attentions */</span>
<a name="l06184"></a>06184     bnx2x_bits_dis(bp, NIG_REG_MASK_INTERRUPT_PORT0 + params-&gt;port*4,
<a name="l06185"></a>06185                (NIG_MASK_XGXS0_LINK_STATUS |
<a name="l06186"></a>06186             NIG_MASK_XGXS0_LINK10G |
<a name="l06187"></a>06187             NIG_MASK_SERDES0_LINK_STATUS |
<a name="l06188"></a>06188             NIG_MASK_MI_INT));
<a name="l06189"></a>06189 
<a name="l06190"></a>06190     bnx2x_emac_init(params, vars);
<a name="l06191"></a>06191 
<a name="l06192"></a>06192     <span class="keywordflow">if</span> (CHIP_REV_IS_FPGA(bp)) {
<a name="l06193"></a>06193 
<a name="l06194"></a>06194         vars-&gt;link_up = 1;
<a name="l06195"></a>06195         vars-&gt;line_speed = SPEED_10000;
<a name="l06196"></a>06196         vars-&gt;duplex = DUPLEX_FULL;
<a name="l06197"></a>06197         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06198"></a>06198         vars-&gt;link_status = (LINK_STATUS_LINK_UP | LINK_10GTFD);
<a name="l06199"></a>06199         <span class="comment">/* enable on E1.5 FPGA */</span>
<a name="l06200"></a>06200         <span class="keywordflow">if</span> (!CHIP_IS_E1(bp)) {
<a name="l06201"></a>06201             vars-&gt;flow_ctrl |=
<a name="l06202"></a>06202                     (BNX2X_FLOW_CTRL_TX |
<a name="l06203"></a>06203                      BNX2X_FLOW_CTRL_RX);
<a name="l06204"></a>06204             vars-&gt;link_status |=
<a name="l06205"></a>06205                     (LINK_STATUS_TX_FLOW_CONTROL_ENABLED |
<a name="l06206"></a>06206                      LINK_STATUS_RX_FLOW_CONTROL_ENABLED);
<a name="l06207"></a>06207         }
<a name="l06208"></a>06208 
<a name="l06209"></a>06209         bnx2x_emac_enable(params, vars, 0);
<a name="l06210"></a>06210         <span class="keywordflow">if</span> (!(CHIP_IS_E2_NOT_PHASE0(params-&gt;chip_id)))
<a name="l06211"></a>06211             bnx2x_pbf_update(params, vars-&gt;flow_ctrl,
<a name="l06212"></a>06212                        vars-&gt;line_speed);
<a name="l06213"></a>06213         <span class="comment">/* disable drain */</span>
<a name="l06214"></a>06214         REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE + params-&gt;port*4, 0);
<a name="l06215"></a>06215 
<a name="l06216"></a>06216         <span class="comment">/* update shared memory */</span>
<a name="l06217"></a>06217         bnx2x_update_mng(params, vars-&gt;link_status);
<a name="l06218"></a>06218 
<a name="l06219"></a>06219         <span class="keywordflow">return</span> 0;
<a name="l06220"></a>06220 
<a name="l06221"></a>06221     } <span class="keywordflow">else</span>
<a name="l06222"></a>06222     <span class="keywordflow">if</span> (CHIP_REV_IS_EMUL(bp)) {
<a name="l06223"></a>06223 
<a name="l06224"></a>06224         vars-&gt;link_up = 1;
<a name="l06225"></a>06225         vars-&gt;line_speed = SPEED_10000;
<a name="l06226"></a>06226         vars-&gt;duplex = DUPLEX_FULL;
<a name="l06227"></a>06227         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06228"></a>06228         vars-&gt;link_status = (LINK_STATUS_LINK_UP | LINK_10GTFD);
<a name="l06229"></a>06229 
<a name="l06230"></a>06230         bnx2x_bmac_enable(params, vars, 0);
<a name="l06231"></a>06231 
<a name="l06232"></a>06232         <span class="keywordflow">if</span> (!(CHIP_IS_E2_NOT_PHASE0(params-&gt;chip_id)))
<a name="l06233"></a>06233             bnx2x_pbf_update(params, vars-&gt;flow_ctrl,
<a name="l06234"></a>06234                        vars-&gt;line_speed);
<a name="l06235"></a>06235         <span class="comment">/* Disable drain */</span>
<a name="l06236"></a>06236         REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE
<a name="l06237"></a>06237                     + params-&gt;port*4, 0);
<a name="l06238"></a>06238 
<a name="l06239"></a>06239         <span class="comment">/* update shared memory */</span>
<a name="l06240"></a>06240         bnx2x_update_mng(params, vars-&gt;link_status);
<a name="l06241"></a>06241 
<a name="l06242"></a>06242         <span class="keywordflow">return</span> 0;
<a name="l06243"></a>06243 
<a name="l06244"></a>06244     } <span class="keywordflow">else</span>
<a name="l06245"></a>06245     <span class="keywordflow">if</span> (params-&gt;loopback_mode == LOOPBACK_BMAC) {
<a name="l06246"></a>06246 
<a name="l06247"></a>06247         vars-&gt;link_up = 1;
<a name="l06248"></a>06248         vars-&gt;line_speed = SPEED_10000;
<a name="l06249"></a>06249         vars-&gt;duplex = DUPLEX_FULL;
<a name="l06250"></a>06250         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06251"></a>06251         vars-&gt;mac_type = MAC_TYPE_BMAC;
<a name="l06252"></a>06252 
<a name="l06253"></a>06253         vars-&gt;phy_flags = PHY_XGXS_FLAG;
<a name="l06254"></a>06254 
<a name="l06255"></a>06255         bnx2x_phy_deassert(params, vars-&gt;phy_flags);
<a name="l06256"></a>06256         <span class="comment">/* set bmac loopback */</span>
<a name="l06257"></a>06257         bnx2x_bmac_enable(params, vars, 1);
<a name="l06258"></a>06258 
<a name="l06259"></a>06259         REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE +
<a name="l06260"></a>06260             params-&gt;port*4, 0);
<a name="l06261"></a>06261 
<a name="l06262"></a>06262     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (params-&gt;loopback_mode == LOOPBACK_EMAC) {
<a name="l06263"></a>06263 
<a name="l06264"></a>06264         vars-&gt;link_up = 1;
<a name="l06265"></a>06265         vars-&gt;line_speed = SPEED_1000;
<a name="l06266"></a>06266         vars-&gt;duplex = DUPLEX_FULL;
<a name="l06267"></a>06267         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06268"></a>06268         vars-&gt;mac_type = MAC_TYPE_EMAC;
<a name="l06269"></a>06269 
<a name="l06270"></a>06270         vars-&gt;phy_flags = PHY_XGXS_FLAG;
<a name="l06271"></a>06271 
<a name="l06272"></a>06272         bnx2x_phy_deassert(params, vars-&gt;phy_flags);
<a name="l06273"></a>06273         <span class="comment">/* set bmac loopback */</span>
<a name="l06274"></a>06274         bnx2x_emac_enable(params, vars, 1);
<a name="l06275"></a>06275         bnx2x_emac_program(params, vars-&gt;line_speed,
<a name="l06276"></a>06276                           vars-&gt;duplex);
<a name="l06277"></a>06277         REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE +
<a name="l06278"></a>06278             params-&gt;port*4, 0);
<a name="l06279"></a>06279 
<a name="l06280"></a>06280     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((params-&gt;loopback_mode == LOOPBACK_XGXS_10) ||
<a name="l06281"></a>06281            (params-&gt;loopback_mode == LOOPBACK_EXT_PHY)) {
<a name="l06282"></a>06282 
<a name="l06283"></a>06283         vars-&gt;link_up = 1;
<a name="l06284"></a>06284         vars-&gt;line_speed = SPEED_10000;
<a name="l06285"></a>06285         vars-&gt;duplex = DUPLEX_FULL;
<a name="l06286"></a>06286         vars-&gt;flow_ctrl = BNX2X_FLOW_CTRL_NONE;
<a name="l06287"></a>06287 
<a name="l06288"></a>06288         vars-&gt;phy_flags = PHY_XGXS_FLAG;
<a name="l06289"></a>06289 
<a name="l06290"></a>06290         val = REG_RD(bp,
<a name="l06291"></a>06291                  NIG_REG_XGXS0_CTRL_PHY_ADDR+
<a name="l06292"></a>06292                  params-&gt;port*0x18);
<a name="l06293"></a>06293         params-&gt;phy_addr = (u8)val;
<a name="l06294"></a>06294 
<a name="l06295"></a>06295         bnx2x_phy_deassert(params, vars-&gt;phy_flags);
<a name="l06296"></a>06296         bnx2x_link_initialize(params, vars);
<a name="l06297"></a>06297 
<a name="l06298"></a>06298         vars-&gt;mac_type = MAC_TYPE_BMAC;
<a name="l06299"></a>06299 
<a name="l06300"></a>06300         bnx2x_bmac_enable(params, vars, 0);
<a name="l06301"></a>06301 
<a name="l06302"></a>06302         <span class="keywordflow">if</span> (params-&gt;loopback_mode == LOOPBACK_XGXS_10) {
<a name="l06303"></a>06303             <span class="comment">/* set 10G XGXS loopback */</span>
<a name="l06304"></a>06304             bnx2x_set_xgxs_loopback(params, vars, 1);
<a name="l06305"></a>06305         } <span class="keywordflow">else</span> {
<a name="l06306"></a>06306             <span class="comment">/* set external phy loopback */</span>
<a name="l06307"></a>06307             bnx2x_ext_phy_loopback(params);
<a name="l06308"></a>06308         }
<a name="l06309"></a>06309         REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE +
<a name="l06310"></a>06310                 params-&gt;port*4, 0);
<a name="l06311"></a>06311 
<a name="l06312"></a>06312         bnx2x_set_led(params, LED_MODE_OPER, vars-&gt;line_speed);
<a name="l06313"></a>06313     } <span class="keywordflow">else</span>
<a name="l06314"></a>06314     <span class="comment">/* No loopback */</span>
<a name="l06315"></a>06315     {
<a name="l06316"></a>06316         bnx2x_phy_deassert(params, vars-&gt;phy_flags);
<a name="l06317"></a>06317         <span class="keywordflow">switch</span> (params-&gt;switch_cfg) {
<a name="l06318"></a>06318         <span class="keywordflow">case</span> SWITCH_CFG_1G:
<a name="l06319"></a>06319             vars-&gt;phy_flags |= PHY_SERDES_FLAG;
<a name="l06320"></a>06320             <span class="keywordflow">if</span> ((params-&gt;ext_phy_config &amp;
<a name="l06321"></a>06321                  PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK) ==
<a name="l06322"></a>06322                  PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482) {
<a name="l06323"></a>06323                 vars-&gt;phy_flags |= PHY_SGMII_FLAG;
<a name="l06324"></a>06324             }
<a name="l06325"></a>06325 
<a name="l06326"></a>06326             val = REG_RD(bp,
<a name="l06327"></a>06327                      NIG_REG_SERDES0_CTRL_PHY_ADDR+
<a name="l06328"></a>06328                      params-&gt;port*0x10);
<a name="l06329"></a>06329 
<a name="l06330"></a>06330             params-&gt;phy_addr = (u8)val;
<a name="l06331"></a>06331 
<a name="l06332"></a>06332             <span class="keywordflow">break</span>;
<a name="l06333"></a>06333         <span class="keywordflow">case</span> SWITCH_CFG_10G:
<a name="l06334"></a>06334             vars-&gt;phy_flags |= PHY_XGXS_FLAG;
<a name="l06335"></a>06335             val = REG_RD(bp,
<a name="l06336"></a>06336                  NIG_REG_XGXS0_CTRL_PHY_ADDR+
<a name="l06337"></a>06337                  params-&gt;port*0x18);
<a name="l06338"></a>06338             params-&gt;phy_addr = (u8)val;
<a name="l06339"></a>06339 
<a name="l06340"></a>06340             <span class="keywordflow">break</span>;
<a name="l06341"></a>06341         <span class="keywordflow">default</span>:
<a name="l06342"></a>06342             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Invalid switch_cfg\n&quot;</span>);
<a name="l06343"></a>06343             <span class="keywordflow">return</span> -EINVAL;
<a name="l06344"></a>06344         }
<a name="l06345"></a>06345         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Phy address = 0x%x\n&quot;</span>, params-&gt;phy_addr);
<a name="l06346"></a>06346 
<a name="l06347"></a>06347         bnx2x_link_initialize(params, vars);
<a name="l06348"></a>06348         msleep(30);
<a name="l06349"></a>06349         bnx2x_link_int_enable(params);
<a name="l06350"></a>06350     }
<a name="l06351"></a>06351     <span class="keywordflow">return</span> 0;
<a name="l06352"></a>06352 }
<a name="l06353"></a>06353 
<a name="l06354"></a>06354 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_8726_reset_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port, u8 ext_phy_addr)
<a name="l06355"></a>06355 {
<a name="l06356"></a>06356     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;bnx2x_8726_reset_phy port %d\n&quot;</span>, port);
<a name="l06357"></a>06357 
<a name="l06358"></a>06358     <span class="comment">/* Set serial boot control for external load */</span>
<a name="l06359"></a>06359     bnx2x_cl45_write(bp, port,
<a name="l06360"></a>06360                PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726, ext_phy_addr,
<a name="l06361"></a>06361                MDIO_PMA_DEVAD,
<a name="l06362"></a>06362                MDIO_PMA_REG_GEN_CTRL, 0x0001);
<a name="l06363"></a>06363 }
<a name="l06364"></a>06364 
<a name="l06365"></a>06365 u8 bnx2x_link_reset(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l06366"></a>06366           u8 reset_ext_phy)
<a name="l06367"></a>06367 {
<a name="l06368"></a>06368     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06369"></a>06369     u32 ext_phy_config = params-&gt;ext_phy_config;
<a name="l06370"></a>06370     u8 port = params-&gt;port;
<a name="l06371"></a>06371     u32 ext_phy_type = XGXS_EXT_PHY_TYPE(ext_phy_config);
<a name="l06372"></a>06372     u32 val = REG_RD(bp, params-&gt;shmem_base +
<a name="l06373"></a>06373                  offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>, dev_info.
<a name="l06374"></a>06374                       port_feature_config[params-&gt;port].
<a name="l06375"></a>06375                       config));
<a name="l06376"></a>06376     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Resetting the link of port %d\n&quot;</span>, port);
<a name="l06377"></a>06377     <span class="comment">/* disable attentions */</span>
<a name="l06378"></a>06378     vars-&gt;link_status = 0;
<a name="l06379"></a>06379     bnx2x_update_mng(params, vars-&gt;link_status);
<a name="l06380"></a>06380     bnx2x_bits_dis(bp, NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
<a name="l06381"></a>06381              (NIG_MASK_XGXS0_LINK_STATUS |
<a name="l06382"></a>06382               NIG_MASK_XGXS0_LINK10G |
<a name="l06383"></a>06383               NIG_MASK_SERDES0_LINK_STATUS |
<a name="l06384"></a>06384               NIG_MASK_MI_INT));
<a name="l06385"></a>06385 
<a name="l06386"></a>06386     <span class="comment">/* activate nig drain */</span>
<a name="l06387"></a>06387     REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 1);
<a name="l06388"></a>06388 
<a name="l06389"></a>06389     <span class="comment">/* disable nig egress interface */</span>
<a name="l06390"></a>06390     REG_WR(bp, NIG_REG_BMAC0_OUT_EN + port*4, 0);
<a name="l06391"></a>06391     REG_WR(bp, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0);
<a name="l06392"></a>06392 
<a name="l06393"></a>06393     <span class="comment">/* Stop BigMac rx */</span>
<a name="l06394"></a>06394     bnx2x_bmac_rx_disable(bp, params-&gt;chip_id, port);
<a name="l06395"></a>06395 
<a name="l06396"></a>06396     <span class="comment">/* disable emac */</span>
<a name="l06397"></a>06397     REG_WR(bp, NIG_REG_NIG_EMAC0_EN + port*4, 0);
<a name="l06398"></a>06398 
<a name="l06399"></a>06399     msleep(10);
<a name="l06400"></a>06400     <span class="comment">/* The PHY reset is controled by GPIO 1</span>
<a name="l06401"></a>06401 <span class="comment">     * Hold it as vars low</span>
<a name="l06402"></a>06402 <span class="comment">     */</span>
<a name="l06403"></a>06403      <span class="comment">/* clear link led */</span>
<a name="l06404"></a>06404     bnx2x_set_led(params, LED_MODE_OFF, 0);
<a name="l06405"></a>06405     <span class="keywordflow">if</span> (reset_ext_phy) {
<a name="l06406"></a>06406         <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l06407"></a>06407         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
<a name="l06408"></a>06408         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072:
<a name="l06409"></a>06409             <span class="keywordflow">break</span>;
<a name="l06410"></a>06410 
<a name="l06411"></a>06411         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l06412"></a>06412         {
<a name="l06413"></a>06413 
<a name="l06414"></a>06414             <span class="comment">/* Disable Transmitter */</span>
<a name="l06415"></a>06415             u8 ext_phy_addr =
<a name="l06416"></a>06416                 XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l06417"></a>06417             <span class="keywordflow">if</span> ((val &amp; PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
<a name="l06418"></a>06418                 PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER)
<a name="l06419"></a>06419                 bnx2x_sfp_set_transmitter(bp, port,
<a name="l06420"></a>06420                     PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l06421"></a>06421                     ext_phy_addr, 0);
<a name="l06422"></a>06422             <span class="keywordflow">break</span>;
<a name="l06423"></a>06423         }
<a name="l06424"></a>06424         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l06425"></a>06425             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Setting 8073 port %d into &quot;</span>
<a name="l06426"></a>06426                  <span class="stringliteral">&quot;low power mode\n&quot;</span>,
<a name="l06427"></a>06427                  port);
<a name="l06428"></a>06428             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l06429"></a>06429                       MISC_REGISTERS_GPIO_OUTPUT_LOW,
<a name="l06430"></a>06430                       port);
<a name="l06431"></a>06431             <span class="keywordflow">break</span>;
<a name="l06432"></a>06432         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l06433"></a>06433         {
<a name="l06434"></a>06434             u8 ext_phy_addr =
<a name="l06435"></a>06435                 XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l06436"></a>06436             <span class="comment">/* Set soft reset */</span>
<a name="l06437"></a>06437             bnx2x_8726_reset_phy(bp, params-&gt;port, ext_phy_addr);
<a name="l06438"></a>06438             <span class="keywordflow">break</span>;
<a name="l06439"></a>06439         }
<a name="l06440"></a>06440         <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l06441"></a>06441         {
<a name="l06442"></a>06442             u8 ext_phy_addr =
<a name="l06443"></a>06443                 XGXS_EXT_PHY_ADDR(params-&gt;ext_phy_config);
<a name="l06444"></a>06444             bnx2x_cl45_write(bp, port,
<a name="l06445"></a>06445                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l06446"></a>06446                        ext_phy_addr,
<a name="l06447"></a>06447                        MDIO_AN_DEVAD,
<a name="l06448"></a>06448                        MDIO_AN_REG_CTRL, 0x0000);
<a name="l06449"></a>06449             bnx2x_cl45_write(bp, port,
<a name="l06450"></a>06450                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
<a name="l06451"></a>06451                        ext_phy_addr,
<a name="l06452"></a>06452                        MDIO_PMA_DEVAD,
<a name="l06453"></a>06453                        MDIO_PMA_REG_CTRL, 1);
<a name="l06454"></a>06454             <span class="keywordflow">break</span>;
<a name="l06455"></a>06455         }
<a name="l06456"></a>06456         <span class="keywordflow">default</span>:
<a name="l06457"></a>06457             <span class="comment">/* HW reset */</span>
<a name="l06458"></a>06458             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_1,
<a name="l06459"></a>06459                       MISC_REGISTERS_GPIO_OUTPUT_LOW,
<a name="l06460"></a>06460                       port);
<a name="l06461"></a>06461             bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l06462"></a>06462                       MISC_REGISTERS_GPIO_OUTPUT_LOW,
<a name="l06463"></a>06463                       port);
<a name="l06464"></a>06464             DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;reset external PHY\n&quot;</span>);
<a name="l06465"></a>06465         }
<a name="l06466"></a>06466     }
<a name="l06467"></a>06467     <span class="comment">/* reset the SerDes/XGXS */</span>
<a name="l06468"></a>06468     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_CLEAR,
<a name="l06469"></a>06469            (0x1ff &lt;&lt; (port*16)));
<a name="l06470"></a>06470 
<a name="l06471"></a>06471     <span class="comment">/* reset BigMac */</span>
<a name="l06472"></a>06472     REG_WR(bp, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
<a name="l06473"></a>06473            (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port));
<a name="l06474"></a>06474 
<a name="l06475"></a>06475     <span class="comment">/* disable nig ingress interface */</span>
<a name="l06476"></a>06476     REG_WR(bp, NIG_REG_BMAC0_IN_EN + port*4, 0);
<a name="l06477"></a>06477     REG_WR(bp, NIG_REG_EMAC0_IN_EN + port*4, 0);
<a name="l06478"></a>06478     REG_WR(bp, NIG_REG_BMAC0_OUT_EN + port*4, 0);
<a name="l06479"></a>06479     REG_WR(bp, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0);
<a name="l06480"></a>06480     vars-&gt;link_up = 0;
<a name="l06481"></a>06481     <span class="keywordflow">return</span> 0;
<a name="l06482"></a>06482 }
<a name="l06483"></a>06483 
<a name="l06484"></a>06484 <span class="keyword">static</span> u8 bnx2x_update_link_down(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l06485"></a>06485                    <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l06486"></a>06486 {
<a name="l06487"></a>06487     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06488"></a>06488     u8 port = params-&gt;port;
<a name="l06489"></a>06489 
<a name="l06490"></a>06490     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Port %x: Link is down\n&quot;</span>, port);
<a name="l06491"></a>06491     bnx2x_set_led(params, LED_MODE_OFF, 0);
<a name="l06492"></a>06492 
<a name="l06493"></a>06493     <span class="comment">/* indicate no mac active */</span>
<a name="l06494"></a>06494     vars-&gt;mac_type = MAC_TYPE_NONE;
<a name="l06495"></a>06495 
<a name="l06496"></a>06496     <span class="comment">/* update shared memory */</span>
<a name="l06497"></a>06497     vars-&gt;link_status = 0;
<a name="l06498"></a>06498     vars-&gt;line_speed = 0;
<a name="l06499"></a>06499     bnx2x_update_mng(params, vars-&gt;link_status);
<a name="l06500"></a>06500 
<a name="l06501"></a>06501     <span class="comment">/* activate nig drain */</span>
<a name="l06502"></a>06502     REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 1);
<a name="l06503"></a>06503 
<a name="l06504"></a>06504     <span class="comment">/* disable emac */</span>
<a name="l06505"></a>06505     REG_WR(bp, NIG_REG_NIG_EMAC0_EN + port*4, 0);
<a name="l06506"></a>06506 
<a name="l06507"></a>06507     msleep(10);
<a name="l06508"></a>06508 
<a name="l06509"></a>06509     <span class="comment">/* reset BigMac */</span>
<a name="l06510"></a>06510     bnx2x_bmac_rx_disable(bp, params-&gt;chip_id, params-&gt;port);
<a name="l06511"></a>06511     REG_WR(bp, GRCBASE_MISC +
<a name="l06512"></a>06512            MISC_REGISTERS_RESET_REG_2_CLEAR,
<a name="l06513"></a>06513            (MISC_REGISTERS_RESET_REG_2_RST_BMAC0 &lt;&lt; port));
<a name="l06514"></a>06514     <span class="keywordflow">return</span> 0;
<a name="l06515"></a>06515 }
<a name="l06516"></a>06516 
<a name="l06517"></a>06517 <span class="keyword">static</span> u8 bnx2x_update_link_up(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params,
<a name="l06518"></a>06518                  <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars,
<a name="l06519"></a>06519                  u8 link_10g, u32 gp_status)
<a name="l06520"></a>06520 {
<a name="l06521"></a>06521     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06522"></a>06522     u8 port = params-&gt;port;
<a name="l06523"></a>06523     u8 rc = 0;
<a name="l06524"></a>06524 
<a name="l06525"></a>06525     vars-&gt;link_status |= LINK_STATUS_LINK_UP;
<a name="l06526"></a>06526     <span class="keywordflow">if</span> (link_10g) {
<a name="l06527"></a>06527         bnx2x_bmac_enable(params, vars, 0);
<a name="l06528"></a>06528         bnx2x_set_led(params, LED_MODE_OPER, SPEED_10000);
<a name="l06529"></a>06529     } <span class="keywordflow">else</span> {
<a name="l06530"></a>06530         rc = bnx2x_emac_program(params, vars-&gt;line_speed,
<a name="l06531"></a>06531                       vars-&gt;duplex);
<a name="l06532"></a>06532 
<a name="l06533"></a>06533         bnx2x_emac_enable(params, vars, 0);
<a name="l06534"></a>06534 
<a name="l06535"></a>06535         <span class="comment">/* AN complete? */</span>
<a name="l06536"></a>06536         <span class="keywordflow">if</span> (gp_status &amp; MDIO_AN_CL73_OR_37_COMPLETE) {
<a name="l06537"></a>06537             <span class="keywordflow">if</span> (!(vars-&gt;phy_flags &amp;
<a name="l06538"></a>06538                   PHY_SGMII_FLAG))
<a name="l06539"></a>06539                 bnx2x_set_gmii_tx_driver(params);
<a name="l06540"></a>06540         }
<a name="l06541"></a>06541     }
<a name="l06542"></a>06542 
<a name="l06543"></a>06543     <span class="comment">/* PBF - link up */</span>
<a name="l06544"></a>06544     <span class="keywordflow">if</span> (!(CHIP_IS_E2_NOT_PHASE0(params-&gt;chip_id)))
<a name="l06545"></a>06545         rc |= bnx2x_pbf_update(params, vars-&gt;flow_ctrl,
<a name="l06546"></a>06546                      vars-&gt;line_speed);
<a name="l06547"></a>06547 
<a name="l06548"></a>06548     <span class="comment">/* disable drain */</span>
<a name="l06549"></a>06549     REG_WR(bp, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 0);
<a name="l06550"></a>06550 
<a name="l06551"></a>06551     <span class="comment">/* update shared memory */</span>
<a name="l06552"></a>06552     bnx2x_update_mng(params, vars-&gt;link_status);
<a name="l06553"></a>06553     msleep(20);
<a name="l06554"></a>06554     <span class="keywordflow">return</span> rc;
<a name="l06555"></a>06555 }
<a name="l06556"></a>06556 <span class="comment">/* This function should called upon link interrupt */</span>
<a name="l06557"></a>06557 <span class="comment">/* In case vars-&gt;link_up, driver needs to</span>
<a name="l06558"></a>06558 <span class="comment">    1. Update the pbf</span>
<a name="l06559"></a>06559 <span class="comment">    2. Disable drain</span>
<a name="l06560"></a>06560 <span class="comment">    3. Update the shared memory</span>
<a name="l06561"></a>06561 <span class="comment">    4. Indicate link up</span>
<a name="l06562"></a>06562 <span class="comment">    5. Set LEDs</span>
<a name="l06563"></a>06563 <span class="comment">   Otherwise,</span>
<a name="l06564"></a>06564 <span class="comment">    1. Update shared memory</span>
<a name="l06565"></a>06565 <span class="comment">    2. Reset BigMac</span>
<a name="l06566"></a>06566 <span class="comment">    3. Report link down</span>
<a name="l06567"></a>06567 <span class="comment">    4. Unset LEDs</span>
<a name="l06568"></a>06568 <span class="comment">*/</span>
<a name="l06569"></a>06569 u8 bnx2x_link_update(<span class="keyword">struct</span> <a class="code" href="structlink__params.html">link_params</a> *params, <span class="keyword">struct</span> <a class="code" href="structlink__vars.html">link_vars</a> *vars)
<a name="l06570"></a>06570 {
<a name="l06571"></a>06571     <span class="keyword">struct </span><a class="code" href="structbnx2x.html">bnx2x</a> *bp = params-&gt;bp;
<a name="l06572"></a>06572     u8 port = params-&gt;port;
<a name="l06573"></a>06573     u16 gp_status;
<a name="l06574"></a>06574     u8 link_10g;
<a name="l06575"></a>06575     u8 ext_phy_link_up, rc = 0;
<a name="l06576"></a>06576     u32 ext_phy_type;
<a name="l06577"></a>06577     u8 is_mi_int = 0;
<a name="l06578"></a>06578 
<a name="l06579"></a>06579     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;port %x, XGXS?%x, int_status 0x%x\n&quot;</span>,
<a name="l06580"></a>06580          port, (vars-&gt;phy_flags &amp; PHY_XGXS_FLAG),
<a name="l06581"></a>06581          REG_RD(bp, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4));
<a name="l06582"></a>06582 
<a name="l06583"></a>06583     is_mi_int = (u8)(REG_RD(bp, NIG_REG_EMAC0_STATUS_MISC_MI_INT +
<a name="l06584"></a>06584                     port*0x18) &gt; 0);
<a name="l06585"></a>06585     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;int_mask 0x%x MI_INT %x, SERDES_LINK %x\n&quot;</span>,
<a name="l06586"></a>06586          REG_RD(bp, NIG_REG_MASK_INTERRUPT_PORT0 + port*4),
<a name="l06587"></a>06587          is_mi_int,
<a name="l06588"></a>06588          REG_RD(bp,
<a name="l06589"></a>06589                 NIG_REG_SERDES0_STATUS_LINK_STATUS + port*0x3c));
<a name="l06590"></a>06590 
<a name="l06591"></a>06591     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot; 10G %x, XGXS_LINK %x\n&quot;</span>,
<a name="l06592"></a>06592       REG_RD(bp, NIG_REG_XGXS0_STATUS_LINK10G + port*0x68),
<a name="l06593"></a>06593       REG_RD(bp, NIG_REG_XGXS0_STATUS_LINK_STATUS + port*0x68));
<a name="l06594"></a>06594 
<a name="l06595"></a>06595     <span class="comment">/* disable emac */</span>
<a name="l06596"></a>06596     REG_WR(bp, NIG_REG_NIG_EMAC0_EN + port*4, 0);
<a name="l06597"></a>06597 
<a name="l06598"></a>06598     ext_phy_type = XGXS_EXT_PHY_TYPE(params-&gt;ext_phy_config);
<a name="l06599"></a>06599 
<a name="l06600"></a>06600     <span class="comment">/* Check external link change only for non-direct */</span>
<a name="l06601"></a>06601     ext_phy_link_up = bnx2x_ext_phy_is_link_up(params, vars, is_mi_int);
<a name="l06602"></a>06602 
<a name="l06603"></a>06603     <span class="comment">/* Read gp_status */</span>
<a name="l06604"></a>06604     CL45_RD_OVER_CL22(bp, port, params-&gt;phy_addr,
<a name="l06605"></a>06605                   MDIO_REG_BANK_GP_STATUS,
<a name="l06606"></a>06606                   MDIO_GP_STATUS_TOP_AN_STATUS1,
<a name="l06607"></a>06607                   &amp;gp_status);
<a name="l06608"></a>06608 
<a name="l06609"></a>06609     rc = bnx2x_link_settings_status(params, vars, gp_status,
<a name="l06610"></a>06610                       ext_phy_link_up);
<a name="l06611"></a>06611     <span class="keywordflow">if</span> (rc != 0)
<a name="l06612"></a>06612         <span class="keywordflow">return</span> rc;
<a name="l06613"></a>06613 
<a name="l06614"></a>06614     <span class="comment">/* anything 10 and over uses the bmac */</span>
<a name="l06615"></a>06615     link_10g = ((vars-&gt;line_speed == SPEED_10000) ||
<a name="l06616"></a>06616             (vars-&gt;line_speed == SPEED_12000) ||
<a name="l06617"></a>06617             (vars-&gt;line_speed == SPEED_12500) ||
<a name="l06618"></a>06618             (vars-&gt;line_speed == SPEED_13000) ||
<a name="l06619"></a>06619             (vars-&gt;line_speed == SPEED_15000) ||
<a name="l06620"></a>06620             (vars-&gt;line_speed == SPEED_16000));
<a name="l06621"></a>06621 
<a name="l06622"></a>06622     bnx2x_link_int_ack(params, vars, link_10g, is_mi_int);
<a name="l06623"></a>06623 
<a name="l06624"></a>06624     <span class="comment">/* In case external phy link is up, and internal link is down</span>
<a name="l06625"></a>06625 <span class="comment">    ( not initialized yet probably after link initialization, it needs</span>
<a name="l06626"></a>06626 <span class="comment">    to be initialized.</span>
<a name="l06627"></a>06627 <span class="comment">    Note that after link down-up as result of cable plug,</span>
<a name="l06628"></a>06628 <span class="comment">    the xgxs link would probably become up again without the need to</span>
<a name="l06629"></a>06629 <span class="comment">    initialize it*/</span>
<a name="l06630"></a>06630 
<a name="l06631"></a>06631     <span class="keywordflow">if</span> ((ext_phy_type != PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT) &amp;&amp;
<a name="l06632"></a>06632         (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705) &amp;&amp;
<a name="l06633"></a>06633         (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706) &amp;&amp;
<a name="l06634"></a>06634         (ext_phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726) &amp;&amp;
<a name="l06635"></a>06635         (ext_phy_link_up &amp;&amp; !vars-&gt;phy_link_up))
<a name="l06636"></a>06636         bnx2x_init_internal_phy(params, vars, 0);
<a name="l06637"></a>06637 
<a name="l06638"></a>06638     <span class="comment">/* link is up only if both local phy and external phy are up */</span>
<a name="l06639"></a>06639     vars-&gt;link_up = (ext_phy_link_up &amp;&amp; vars-&gt;phy_link_up);
<a name="l06640"></a>06640 
<a name="l06641"></a>06641     <span class="keywordflow">if</span> (vars-&gt;link_up)
<a name="l06642"></a>06642         rc = bnx2x_update_link_up(params, vars, link_10g, gp_status);
<a name="l06643"></a>06643     <span class="keywordflow">else</span>
<a name="l06644"></a>06644         rc = bnx2x_update_link_down(params, vars);
<a name="l06645"></a>06645 
<a name="l06646"></a>06646     <span class="keywordflow">return</span> rc;
<a name="l06647"></a>06647 }
<a name="l06648"></a>06648 
<a name="l06649"></a>06649 <span class="keyword">static</span> u8 bnx2x_8073_common_init_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 shmem_base)
<a name="l06650"></a>06650 {
<a name="l06651"></a>06651     u8 ext_phy_addr[PORT_MAX];
<a name="l06652"></a>06652     u16 val;
<a name="l06653"></a>06653     s8 port;
<a name="l06654"></a>06654 
<a name="l06655"></a>06655     <span class="comment">/* PART1 - Reset both phys */</span>
<a name="l06656"></a>06656     <span class="keywordflow">for</span> (port = PORT_MAX - 1; port &gt;= PORT_0; port--) {
<a name="l06657"></a>06657         <span class="comment">/* Extract the ext phy address for the port */</span>
<a name="l06658"></a>06658         u32 ext_phy_config = REG_RD(bp, shmem_base +
<a name="l06659"></a>06659                     offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l06660"></a>06660            dev_info.port_hw_config[port].external_phy_config));
<a name="l06661"></a>06661 
<a name="l06662"></a>06662         <span class="comment">/* disable attentions */</span>
<a name="l06663"></a>06663         bnx2x_bits_dis(bp, NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
<a name="l06664"></a>06664                  (NIG_MASK_XGXS0_LINK_STATUS |
<a name="l06665"></a>06665                   NIG_MASK_XGXS0_LINK10G |
<a name="l06666"></a>06666                   NIG_MASK_SERDES0_LINK_STATUS |
<a name="l06667"></a>06667                   NIG_MASK_MI_INT));
<a name="l06668"></a>06668 
<a name="l06669"></a>06669         ext_phy_addr[port] = XGXS_EXT_PHY_ADDR(ext_phy_config);
<a name="l06670"></a>06670 
<a name="l06671"></a>06671         <span class="comment">/* Need to take the phy out of low power mode in order</span>
<a name="l06672"></a>06672 <span class="comment">            to write to access its registers */</span>
<a name="l06673"></a>06673         bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l06674"></a>06674                   MISC_REGISTERS_GPIO_OUTPUT_HIGH, port);
<a name="l06675"></a>06675 
<a name="l06676"></a>06676         <span class="comment">/* Reset the phy */</span>
<a name="l06677"></a>06677         bnx2x_cl45_write(bp, port,
<a name="l06678"></a>06678                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06679"></a>06679                    ext_phy_addr[port],
<a name="l06680"></a>06680                    MDIO_PMA_DEVAD,
<a name="l06681"></a>06681                    MDIO_PMA_REG_CTRL,
<a name="l06682"></a>06682                    1&lt;&lt;15);
<a name="l06683"></a>06683     }
<a name="l06684"></a>06684 
<a name="l06685"></a>06685     <span class="comment">/* Add delay of 150ms after reset */</span>
<a name="l06686"></a>06686     msleep(150);
<a name="l06687"></a>06687 
<a name="l06688"></a>06688     <span class="comment">/* PART2 - Download firmware to both phys */</span>
<a name="l06689"></a>06689     <span class="keywordflow">for</span> (port = PORT_MAX - 1; port &gt;= PORT_0; port--) {
<a name="l06690"></a>06690         u16 fw_ver1;
<a name="l06691"></a>06691 
<a name="l06692"></a>06692         bnx2x_bcm8073_external_rom_boot(bp, port,
<a name="l06693"></a>06693                           ext_phy_addr[port], shmem_base);
<a name="l06694"></a>06694 
<a name="l06695"></a>06695         bnx2x_cl45_read(bp, port, PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06696"></a>06696                   ext_phy_addr[port],
<a name="l06697"></a>06697                   MDIO_PMA_DEVAD,
<a name="l06698"></a>06698                   MDIO_PMA_REG_ROM_VER1, &amp;fw_ver1);
<a name="l06699"></a>06699         <span class="keywordflow">if</span> (fw_ver1 == 0 || fw_ver1 == 0x4321) {
<a name="l06700"></a>06700             DP(NETIF_MSG_LINK,
<a name="l06701"></a>06701                  <span class="stringliteral">&quot;bnx2x_8073_common_init_phy port %x:&quot;</span>
<a name="l06702"></a>06702                  <span class="stringliteral">&quot;Download failed. fw version = 0x%x\n&quot;</span>,
<a name="l06703"></a>06703                  port, fw_ver1);
<a name="l06704"></a>06704             <span class="keywordflow">return</span> -EINVAL;
<a name="l06705"></a>06705         }
<a name="l06706"></a>06706 
<a name="l06707"></a>06707         <span class="comment">/* Only set bit 10 = 1 (Tx power down) */</span>
<a name="l06708"></a>06708         bnx2x_cl45_read(bp, port,
<a name="l06709"></a>06709                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06710"></a>06710                   ext_phy_addr[port],
<a name="l06711"></a>06711                   MDIO_PMA_DEVAD,
<a name="l06712"></a>06712                   MDIO_PMA_REG_TX_POWER_DOWN, &amp;val);
<a name="l06713"></a>06713 
<a name="l06714"></a>06714         <span class="comment">/* Phase1 of TX_POWER_DOWN reset */</span>
<a name="l06715"></a>06715         bnx2x_cl45_write(bp, port,
<a name="l06716"></a>06716                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06717"></a>06717                    ext_phy_addr[port],
<a name="l06718"></a>06718                    MDIO_PMA_DEVAD,
<a name="l06719"></a>06719                    MDIO_PMA_REG_TX_POWER_DOWN,
<a name="l06720"></a>06720                    (val | 1&lt;&lt;10));
<a name="l06721"></a>06721     }
<a name="l06722"></a>06722 
<a name="l06723"></a>06723     <span class="comment">/* Toggle Transmitter: Power down and then up with 600ms</span>
<a name="l06724"></a>06724 <span class="comment">       delay between */</span>
<a name="l06725"></a>06725     msleep(600);
<a name="l06726"></a>06726 
<a name="l06727"></a>06727     <span class="comment">/* PART3 - complete TX_POWER_DOWN process, and set GPIO2 back to low */</span>
<a name="l06728"></a>06728     <span class="keywordflow">for</span> (port = PORT_MAX - 1; port &gt;= PORT_0; port--) {
<a name="l06729"></a>06729         <span class="comment">/* Phase2 of POWER_DOWN_RESET */</span>
<a name="l06730"></a>06730         <span class="comment">/* Release bit 10 (Release Tx power down) */</span>
<a name="l06731"></a>06731         bnx2x_cl45_read(bp, port,
<a name="l06732"></a>06732                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06733"></a>06733                   ext_phy_addr[port],
<a name="l06734"></a>06734                   MDIO_PMA_DEVAD,
<a name="l06735"></a>06735                   MDIO_PMA_REG_TX_POWER_DOWN, &amp;val);
<a name="l06736"></a>06736 
<a name="l06737"></a>06737         bnx2x_cl45_write(bp, port,
<a name="l06738"></a>06738                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06739"></a>06739                    ext_phy_addr[port],
<a name="l06740"></a>06740                    MDIO_PMA_DEVAD,
<a name="l06741"></a>06741                    MDIO_PMA_REG_TX_POWER_DOWN, (val &amp; (~(1&lt;&lt;10))));
<a name="l06742"></a>06742         msleep(15);
<a name="l06743"></a>06743 
<a name="l06744"></a>06744         <span class="comment">/* Read modify write the SPI-ROM version select register */</span>
<a name="l06745"></a>06745         bnx2x_cl45_read(bp, port,
<a name="l06746"></a>06746                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06747"></a>06747                   ext_phy_addr[port],
<a name="l06748"></a>06748                   MDIO_PMA_DEVAD,
<a name="l06749"></a>06749                   MDIO_PMA_REG_EDC_FFE_MAIN, &amp;val);
<a name="l06750"></a>06750         bnx2x_cl45_write(bp, port,
<a name="l06751"></a>06751                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
<a name="l06752"></a>06752                   ext_phy_addr[port],
<a name="l06753"></a>06753                   MDIO_PMA_DEVAD,
<a name="l06754"></a>06754                   MDIO_PMA_REG_EDC_FFE_MAIN, (val | (1&lt;&lt;12)));
<a name="l06755"></a>06755 
<a name="l06756"></a>06756         <span class="comment">/* set GPIO2 back to LOW */</span>
<a name="l06757"></a>06757         bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_2,
<a name="l06758"></a>06758                   MISC_REGISTERS_GPIO_OUTPUT_LOW, port);
<a name="l06759"></a>06759     }
<a name="l06760"></a>06760     <span class="keywordflow">return</span> 0;
<a name="l06761"></a>06761 
<a name="l06762"></a>06762 }
<a name="l06763"></a>06763 
<a name="l06764"></a>06764 <span class="keyword">static</span> u8 bnx2x_8727_common_init_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 shmem_base)
<a name="l06765"></a>06765 {
<a name="l06766"></a>06766     u8 ext_phy_addr[PORT_MAX];
<a name="l06767"></a>06767     s8 port, first_port, i;
<a name="l06768"></a>06768     u32 swap_val, swap_override;
<a name="l06769"></a>06769     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Executing BCM8727 common init\n&quot;</span>);
<a name="l06770"></a>06770     swap_val = REG_RD(bp,  NIG_REG_PORT_SWAP);
<a name="l06771"></a>06771     swap_override = REG_RD(bp,  NIG_REG_STRAP_OVERRIDE);
<a name="l06772"></a>06772 
<a name="l06773"></a>06773     bnx2x_ext_phy_hw_reset(bp, 1 ^ (swap_val &amp;&amp; swap_override));
<a name="l06774"></a>06774     msleep(5);
<a name="l06775"></a>06775 
<a name="l06776"></a>06776     <span class="keywordflow">if</span> (swap_val &amp;&amp; swap_override)
<a name="l06777"></a>06777         first_port = PORT_0;
<a name="l06778"></a>06778     <span class="keywordflow">else</span>
<a name="l06779"></a>06779         first_port = PORT_1;
<a name="l06780"></a>06780 
<a name="l06781"></a>06781     <span class="comment">/* PART1 - Reset both phys */</span>
<a name="l06782"></a>06782     <span class="keywordflow">for</span> (i = 0, port = first_port; i &lt; PORT_MAX; i++, port = !port) {
<a name="l06783"></a>06783         <span class="comment">/* Extract the ext phy address for the port */</span>
<a name="l06784"></a>06784         u32 ext_phy_config = REG_RD(bp, shmem_base +
<a name="l06785"></a>06785                     offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l06786"></a>06786            dev_info.port_hw_config[port].external_phy_config));
<a name="l06787"></a>06787 
<a name="l06788"></a>06788         <span class="comment">/* disable attentions */</span>
<a name="l06789"></a>06789         bnx2x_bits_dis(bp, NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
<a name="l06790"></a>06790                  (NIG_MASK_XGXS0_LINK_STATUS |
<a name="l06791"></a>06791                   NIG_MASK_XGXS0_LINK10G |
<a name="l06792"></a>06792                   NIG_MASK_SERDES0_LINK_STATUS |
<a name="l06793"></a>06793                   NIG_MASK_MI_INT));
<a name="l06794"></a>06794 
<a name="l06795"></a>06795         ext_phy_addr[port] = XGXS_EXT_PHY_ADDR(ext_phy_config);
<a name="l06796"></a>06796 
<a name="l06797"></a>06797         <span class="comment">/* Reset the phy */</span>
<a name="l06798"></a>06798         bnx2x_cl45_write(bp, port,
<a name="l06799"></a>06799                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l06800"></a>06800                    ext_phy_addr[port],
<a name="l06801"></a>06801                    MDIO_PMA_DEVAD,
<a name="l06802"></a>06802                    MDIO_PMA_REG_CTRL,
<a name="l06803"></a>06803                    1&lt;&lt;15);
<a name="l06804"></a>06804     }
<a name="l06805"></a>06805 
<a name="l06806"></a>06806     <span class="comment">/* Add delay of 150ms after reset */</span>
<a name="l06807"></a>06807     msleep(150);
<a name="l06808"></a>06808 
<a name="l06809"></a>06809     <span class="comment">/* PART2 - Download firmware to both phys */</span>
<a name="l06810"></a>06810     <span class="keywordflow">for</span> (i = 0, port = first_port; i &lt; PORT_MAX; i++, port = !port) {
<a name="l06811"></a>06811         u16 fw_ver1;
<a name="l06812"></a>06812 
<a name="l06813"></a>06813         bnx2x_bcm8727_external_rom_boot(bp, port,
<a name="l06814"></a>06814                           ext_phy_addr[port], shmem_base);
<a name="l06815"></a>06815 
<a name="l06816"></a>06816         bnx2x_cl45_read(bp, port, PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
<a name="l06817"></a>06817                   ext_phy_addr[port],
<a name="l06818"></a>06818                   MDIO_PMA_DEVAD,
<a name="l06819"></a>06819                   MDIO_PMA_REG_ROM_VER1, &amp;fw_ver1);
<a name="l06820"></a>06820         <span class="keywordflow">if</span> (fw_ver1 == 0 || fw_ver1 == 0x4321) {
<a name="l06821"></a>06821             DP(NETIF_MSG_LINK,
<a name="l06822"></a>06822                  <span class="stringliteral">&quot;bnx2x_8727_common_init_phy port %x:&quot;</span>
<a name="l06823"></a>06823                  <span class="stringliteral">&quot;Download failed. fw version = 0x%x\n&quot;</span>,
<a name="l06824"></a>06824                  port, fw_ver1);
<a name="l06825"></a>06825             <span class="keywordflow">return</span> -EINVAL;
<a name="l06826"></a>06826         }
<a name="l06827"></a>06827     }
<a name="l06828"></a>06828 
<a name="l06829"></a>06829     <span class="keywordflow">return</span> 0;
<a name="l06830"></a>06830 }
<a name="l06831"></a>06831 
<a name="l06832"></a>06832 
<a name="l06833"></a>06833 <span class="keyword">static</span> u8 bnx2x_8726_common_init_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 shmem_base)
<a name="l06834"></a>06834 {
<a name="l06835"></a>06835     u8 ext_phy_addr;
<a name="l06836"></a>06836     u32 val;
<a name="l06837"></a>06837     s8 port;
<a name="l06838"></a>06838 
<a name="l06839"></a>06839     <span class="comment">/* Use port1 because of the static port-swap */</span>
<a name="l06840"></a>06840     <span class="comment">/* Enable the module detection interrupt */</span>
<a name="l06841"></a>06841     val = REG_RD(bp, MISC_REG_GPIO_EVENT_EN);
<a name="l06842"></a>06842     val |= ((1&lt;&lt;MISC_REGISTERS_GPIO_3)|
<a name="l06843"></a>06843         (1&lt;&lt;(MISC_REGISTERS_GPIO_3 + MISC_REGISTERS_GPIO_PORT_SHIFT)));
<a name="l06844"></a>06844     REG_WR(bp, MISC_REG_GPIO_EVENT_EN, val);
<a name="l06845"></a>06845 
<a name="l06846"></a>06846     bnx2x_ext_phy_hw_reset(bp, 1);
<a name="l06847"></a>06847     msleep(5);
<a name="l06848"></a>06848     <span class="keywordflow">for</span> (port = 0; port &lt; PORT_MAX; port++) {
<a name="l06849"></a>06849         <span class="comment">/* Extract the ext phy address for the port */</span>
<a name="l06850"></a>06850         u32 ext_phy_config = REG_RD(bp, shmem_base +
<a name="l06851"></a>06851                     offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l06852"></a>06852             dev_info.port_hw_config[port].external_phy_config));
<a name="l06853"></a>06853 
<a name="l06854"></a>06854         ext_phy_addr = XGXS_EXT_PHY_ADDR(ext_phy_config);
<a name="l06855"></a>06855         DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;8726_common_init : ext_phy_addr = 0x%x\n&quot;</span>,
<a name="l06856"></a>06856              ext_phy_addr);
<a name="l06857"></a>06857 
<a name="l06858"></a>06858         bnx2x_8726_reset_phy(bp, port, ext_phy_addr);
<a name="l06859"></a>06859 
<a name="l06860"></a>06860         <span class="comment">/* Set fault module detected LED on */</span>
<a name="l06861"></a>06861         bnx2x_set_gpio(bp, MISC_REGISTERS_GPIO_0,
<a name="l06862"></a>06862                   MISC_REGISTERS_GPIO_HIGH,
<a name="l06863"></a>06863                   port);
<a name="l06864"></a>06864     }
<a name="l06865"></a>06865 
<a name="l06866"></a>06866     <span class="keywordflow">return</span> 0;
<a name="l06867"></a>06867 }
<a name="l06868"></a>06868 
<a name="l06869"></a>06869 
<a name="l06870"></a>06870 <span class="keyword">static</span> u8 bnx2x_84823_common_init_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 shmem_base)
<a name="l06871"></a>06871 {
<a name="l06872"></a>06872     <span class="comment">/* HW reset */</span>
<a name="l06873"></a>06873     bnx2x_ext_phy_hw_reset(bp, 1);
<a name="l06874"></a>06874     <span class="keywordflow">return</span> 0;
<a name="l06875"></a>06875 }
<a name="l06876"></a>06876 u8 bnx2x_common_init_phy(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 shmem_base)
<a name="l06877"></a>06877 {
<a name="l06878"></a>06878     u8 rc = 0;
<a name="l06879"></a>06879     u32 ext_phy_type;
<a name="l06880"></a>06880 
<a name="l06881"></a>06881     DP(NETIF_MSG_LINK, <span class="stringliteral">&quot;Begin common phy init\n&quot;</span>);
<a name="l06882"></a>06882 
<a name="l06883"></a>06883     <span class="comment">/* Read the ext_phy_type for arbitrary port(0) */</span>
<a name="l06884"></a>06884     ext_phy_type = XGXS_EXT_PHY_TYPE(
<a name="l06885"></a>06885             REG_RD(bp, shmem_base +
<a name="l06886"></a>06886                offsetof(<span class="keyword">struct</span> <a class="code" href="structshmem__region.html">shmem_region</a>,
<a name="l06887"></a>06887                  dev_info.port_hw_config[0].external_phy_config)));
<a name="l06888"></a>06888 
<a name="l06889"></a>06889     <span class="keywordflow">switch</span> (ext_phy_type) {
<a name="l06890"></a>06890     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
<a name="l06891"></a>06891     {
<a name="l06892"></a>06892         rc = bnx2x_8073_common_init_phy(bp, shmem_base);
<a name="l06893"></a>06893         <span class="keywordflow">break</span>;
<a name="l06894"></a>06894     }
<a name="l06895"></a>06895 
<a name="l06896"></a>06896     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
<a name="l06897"></a>06897     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC:
<a name="l06898"></a>06898         rc = bnx2x_8727_common_init_phy(bp, shmem_base);
<a name="l06899"></a>06899         <span class="keywordflow">break</span>;
<a name="l06900"></a>06900 
<a name="l06901"></a>06901     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
<a name="l06902"></a>06902         <span class="comment">/* GPIO1 affects both ports, so there&#39;s need to pull</span>
<a name="l06903"></a>06903 <span class="comment">        it for single port alone */</span>
<a name="l06904"></a>06904         rc = bnx2x_8726_common_init_phy(bp, shmem_base);
<a name="l06905"></a>06905         <span class="keywordflow">break</span>;
<a name="l06906"></a>06906     <span class="keywordflow">case</span> PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
<a name="l06907"></a>06907         rc = bnx2x_84823_common_init_phy(bp, shmem_base);
<a name="l06908"></a>06908         <span class="keywordflow">break</span>;
<a name="l06909"></a>06909     <span class="keywordflow">default</span>:
<a name="l06910"></a>06910         DP(NETIF_MSG_LINK,
<a name="l06911"></a>06911              <span class="stringliteral">&quot;bnx2x_common_init_phy: ext_phy 0x%x not required\n&quot;</span>,
<a name="l06912"></a>06912              ext_phy_type);
<a name="l06913"></a>06913         <span class="keywordflow">break</span>;
<a name="l06914"></a>06914     }
<a name="l06915"></a>06915 
<a name="l06916"></a>06916     <span class="keywordflow">return</span> rc;
<a name="l06917"></a>06917 }
<a name="l06918"></a>06918 
<a name="l06919"></a>06919 <span class="keywordtype">void</span> bnx2x_sfx7101_sp_sw_reset(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u8 port, u8 phy_addr)
<a name="l06920"></a>06920 {
<a name="l06921"></a>06921     u16 val, cnt;
<a name="l06922"></a>06922 
<a name="l06923"></a>06923     bnx2x_cl45_read(bp, port,
<a name="l06924"></a>06924               PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101,
<a name="l06925"></a>06925               phy_addr,
<a name="l06926"></a>06926               MDIO_PMA_DEVAD,
<a name="l06927"></a>06927               MDIO_PMA_REG_7101_RESET, &amp;val);
<a name="l06928"></a>06928 
<a name="l06929"></a>06929     <span class="keywordflow">for</span> (cnt = 0; cnt &lt; 10; cnt++) {
<a name="l06930"></a>06930         msleep(50);
<a name="l06931"></a>06931         <span class="comment">/* Writes a self-clearing reset */</span>
<a name="l06932"></a>06932         bnx2x_cl45_write(bp, port,
<a name="l06933"></a>06933                    PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101,
<a name="l06934"></a>06934                    phy_addr,
<a name="l06935"></a>06935                    MDIO_PMA_DEVAD,
<a name="l06936"></a>06936                    MDIO_PMA_REG_7101_RESET,
<a name="l06937"></a>06937                    (val | (1&lt;&lt;15)));
<a name="l06938"></a>06938         <span class="comment">/* Wait for clear */</span>
<a name="l06939"></a>06939         bnx2x_cl45_read(bp, port,
<a name="l06940"></a>06940                   PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101,
<a name="l06941"></a>06941                   phy_addr,
<a name="l06942"></a>06942                   MDIO_PMA_DEVAD,
<a name="l06943"></a>06943                   MDIO_PMA_REG_7101_RESET, &amp;val);
<a name="l06944"></a>06944 
<a name="l06945"></a>06945         <span class="keywordflow">if</span> ((val &amp; (1&lt;&lt;15)) == 0)
<a name="l06946"></a>06946             <span class="keywordflow">break</span>;
<a name="l06947"></a>06947     }
<a name="l06948"></a>06948 }
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:20 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
