Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec  3 22:30:24 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[0] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[10] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[11] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[12] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[13] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[14] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[15] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[1] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[2] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[3] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[4] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[5] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[6] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[7] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[8] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: zoneSw[9] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: min/ctrig_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line39/count1_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/count200_reg[9]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[0]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[10]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[11]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[12]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[13]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[14]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[15]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[16]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[17]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[18]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[19]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[1]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[20]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[21]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[22]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[23]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[24]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[25]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[26]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[27]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[2]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[4]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[5]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[6]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[7]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[8]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: nolabel_line39/count5_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/ampm_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hour_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/hrMode_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line52/load_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/min_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sec/ctrig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 433 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.709        0.000                      0                  165        0.101        0.000                      0                  165        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.709        0.000                      0                  165        0.101        0.000                      0                  165        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[10]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[11]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line39/count1_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[6]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line39/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.368ns (20.361%)  route 5.351ns (79.639%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.075    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line39/count1_reg[20]/Q
                         net (fo=2, routed)           0.657     6.188    nolabel_line39/count1[20]
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.312 f  nolabel_line39/count1[0]_i_8/O
                         net (fo=1, routed)           0.420     6.732    nolabel_line39/count1[0]_i_8_n_4
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  nolabel_line39/count1[0]_i_7/O
                         net (fo=1, routed)           0.865     7.721    nolabel_line39/count1[0]_i_7_n_4
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  nolabel_line39/count1[0]_i_3/O
                         net (fo=1, routed)           0.493     8.338    nolabel_line39/count1[0]_i_3_n_4
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.462 f  nolabel_line39/count1[0]_i_2/O
                         net (fo=2, routed)           0.438     8.900    nolabel_line39/count1[0]_i_2_n_4
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.116     9.016 r  nolabel_line39/n_3_653_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.717     9.733    n_3_653_BUFG_inst_n_4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.300    10.033 r  n_3_653_BUFG_inst/O
                         net (fo=34, routed)          1.761    11.793    nolabel_line39/n_3_653_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  nolabel_line39/count1_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    nolabel_line39/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  nolabel_line39/count10_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.920    nolabel_line39/data0[13]
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  nolabel_line39/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.931    nolabel_line39/data0[15]
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line39/count200_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count200_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line39/count200_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count200_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line39/count200[15]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line39/count2000_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line39/count2000_carry__2_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  nolabel_line39/count2000_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.936    nolabel_line39/count2000_carry__3_n_11
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line39/count200_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line39/count200_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count200_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line39/count200_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count200_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line39/count200[15]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line39/count2000_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line39/count2000_carry__2_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  nolabel_line39/count2000_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.947    nolabel_line39/count2000_carry__3_n_9
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line39/count200_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  nolabel_line39/count10_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.956    nolabel_line39/data0[14]
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  nolabel_line39/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.956    nolabel_line39/data0[16]
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line39/count1_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  nolabel_line39/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.905    nolabel_line39/count10_carry__2_n_4
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  nolabel_line39/count10_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.959    nolabel_line39/data0[17]
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line39/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line39/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    nolabel_line39/count1[12]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  nolabel_line39/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.866    nolabel_line39/count10_carry__1_n_4
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  nolabel_line39/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.905    nolabel_line39/count10_carry__2_n_4
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  nolabel_line39/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.970    nolabel_line39/data0[19]
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.958    nolabel_line39/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  nolabel_line39/count1_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line39/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line39/count200_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count200_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line39/count200_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count200_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line39/count200[15]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line39/count2000_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line39/count2000_carry__2_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  nolabel_line39/count2000_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.972    nolabel_line39/count2000_carry__3_n_10
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line39/count200_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line39/count200_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count200_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line39/count200_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/count200_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line39/count200[15]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line39/count2000_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line39/count2000_carry__2_n_4
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  nolabel_line39/count2000_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line39/count2000_carry__3_n_8
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    nolabel_line39/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line39/count200_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line39/count200_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   nolabel_line39/count1_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   nolabel_line39/count200_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   nolabel_line39/count200_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   nolabel_line39/count200_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   nolabel_line39/count200_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   nolabel_line39/count200_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   nolabel_line39/count200_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   nolabel_line39/count200_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   nolabel_line39/count200_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   nolabel_line39/count1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line39/count200_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line39/count200_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line39/count200_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line39/count200_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   nolabel_line39/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   nolabel_line39/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   nolabel_line39/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line39/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line39/count1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   nolabel_line39/count200_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   nolabel_line39/count200_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   nolabel_line39/count200_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   nolabel_line39/count200_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   nolabel_line39/count200_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   nolabel_line39/count200_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   nolabel_line39/count200_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   nolabel_line39/count200_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   nolabel_line39/count200_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   nolabel_line39/count200_reg[6]/C



