set_min_delay 4.0 -rise -from core_clock -rise_from and1 -fall_from core_clock -through xor* -rise_through * -fall_through * -to [get_ports clk2] -rise_to [get_ports clk*] -fall_to [get_pins flop_Q] -ignore_clock_latency -reset_path
