#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr  9 19:00:23 2025
# Process ID: 1285320
# Current directory: /home/nwells/xschem/6_bit_flash/schematics/verilog_a
# Command line: vivado
# Log file: /home/nwells/xschem/6_bit_flash/schematics/verilog_a/vivado.log
# Journal file: /home/nwells/xschem/6_bit_flash/schematics/verilog_a/vivado.jou
# Running On: dev-01, OS: Linux, CPU Frequency: 3500.000 MHz, CPU Physical cores: 6, Host memory: 33122 MB
#-----------------------------------------------------------
start_gui
open_project /home/nwells/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
create_project decoder_top /home/nwells/xschem/6_bit_flash/schematics/verilog/decoder_top -part xc7k70tfbv676-1
add_files -norecurse /home/nwells/xschem/6_bit_flash/schematics/verilog/src/rtl/inv.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/nwells/xschem/6_bit_flash/schematics/verilog/src/tb/tb_inv.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_simulation
source tb_inv.tcl
close_sim
