

================================================================
== Vitis HLS Report for 'dot_matrix'
================================================================
* Date:           Sat Jan 22 18:32:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dot_mat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      214|      214|  2.140 us|  2.140 us|  215|  215|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_cycle     |      213|      213|        71|          -|          -|     3|        no|
        | + j_cycle    |       63|       63|        21|          -|          -|     3|        no|
        |  ++ k_cycle  |       17|       17|        13|          2|          2|     3|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    355|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|     827|    862|    -|
|Memory           |        0|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|     483|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1374|   1460|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  150|  232|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        2|   0|  512|  580|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|   50|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        2|   0|  827|  862|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |c_t_U  |c_t    |        0|  64|   5|    0|     9|   32|     1|          288|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |       |        0|  64|   5|    0|     9|   32|     1|          288|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_234_p2               |         +|   0|  0|  10|           2|           1|
    |add_ln17_fu_304_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln20_fu_341_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln22_fu_394_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln24_fu_389_p2                 |         +|   0|  0|  38|          31|          31|
    |add_ln25_1_fu_449_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln25_fu_444_p2                 |         +|   0|  0|  32|          32|          32|
    |add_ln27_fu_478_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_323_p2                 |         +|   0|  0|  38|          31|          31|
    |empty_21_fu_357_p2                 |         +|   0|  0|  13|           4|           4|
    |empty_19_fu_272_p2                 |         -|   0|  0|  13|           4|           4|
    |sub_ln17_fu_294_p2                 |         -|   0|  0|  14|           7|           7|
    |sub_ln25_fu_434_p2                 |         -|   0|  0|  14|           7|           7|
    |sub_ln30_fu_262_p2                 |         -|   0|  0|  13|           5|           5|
    |ap_block_state14_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_456                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_244_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln20_fu_347_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln22_fu_379_p2                |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 355|         237|         235|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter5     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6     |  14|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_200_p4  |   9|          2|    2|          4|
    |c_t_address0                |  14|          3|    4|         12|
    |empty_22_reg_208            |   9|          2|   32|         64|
    |gmem_ARADDR                 |  14|          3|   32|         96|
    |gmem_blk_n_AR               |   9|          2|    1|          2|
    |gmem_blk_n_AW               |   9|          2|    1|          2|
    |gmem_blk_n_B                |   9|          2|    1|          2|
    |gmem_blk_n_R                |   9|          2|    1|          2|
    |gmem_blk_n_W                |   9|          2|    1|          2|
    |i_reg_173                   |   9|          2|    2|          4|
    |j_reg_184                   |   9|          2|    2|          4|
    |k_reg_196                   |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 206|         45|   84|        217|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_read_reg_488            |  32|   0|   32|          0|
    |add_ln17_1_reg_498        |   2|   0|    2|          0|
    |add_ln20_reg_532          |   2|   0|    2|          0|
    |add_ln22_reg_564          |   2|   0|    2|          0|
    |add_ln24_reg_559          |  31|   0|   31|          0|
    |add_ln30_reg_516          |  31|   0|   31|          0|
    |ap_CS_fsm                 |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |b_read_reg_483            |  32|   0|   32|          0|
    |c_t_addr_reg_540          |   4|   0|    4|          0|
    |empty_19_reg_506          |   4|   0|    4|          0|
    |empty_22_reg_208          |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_586  |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_591  |  32|   0|   32|          0|
    |i_reg_173                 |   2|   0|    2|          0|
    |icmp_ln22_reg_555         |   1|   0|    1|          0|
    |j_reg_184                 |   2|   0|    2|          0|
    |k_reg_196                 |   2|   0|    2|          0|
    |mul_ln27_reg_596          |  32|   0|   32|          0|
    |sext_ln17_reg_493         |  31|   0|   31|          0|
    |sext_ln30_reg_521         |  31|   0|   31|          0|
    |trunc_ln1_reg_575         |  30|   0|   30|          0|
    |trunc_ln_reg_511          |  30|   0|   30|          0|
    |zext_ln22_reg_550         |   2|   0|   32|         30|
    |icmp_ln22_reg_555         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 483|  32|  450|         30|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

