{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669791825031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669791825045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:03:44 2022 " "Processing started: Tue Nov 29 23:03:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669791825045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791825045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791825045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1669791825624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669791825624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file zerocheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroCheck " "Found entity 1: zeroCheck" {  } { { "zeroCheck.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zeroCheck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836029 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroCheck_tb " "Found entity 2: zeroCheck_tb" {  } { { "zeroCheck.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zeroCheck.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zero_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836032 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_tb " "Found entity 2: zero_extender_tb" {  } { { "zero_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zero_extender.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_64_bit " "Found entity 1: xor_64_bit" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836036 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_64_bit_testbench " "Found entity 2: xor_64_bit_testbench" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/sign_extender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836038 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_tb " "Found entity 2: se_tb" {  } { { "sign_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/sign_extender.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/regfile.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836044 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter_tb " "Found entity 2: programCounter_tb" {  } { { "programCounter.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounter.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_64_bit " "Found entity 1: or_64_bit" {  } { { "or_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/or_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836046 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_64_bit_testbench " "Found entity 2: or_64_bit_testbench" {  } { { "or_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/or_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x32_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836050 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x8_1_testbench " "Found entity 2: mux64x8_1_testbench" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836052 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1_2scomp.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1_2scomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1_2scomp " "Found entity 1: mux64x2_1_2scomp" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836054 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_2scomp_testbench " "Found entity 2: mux64x2_1_2scomp_testbench" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836056 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux32_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836069 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836069 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836069 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836072 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/fullAdder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836074 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/fullAdder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836076 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_testbench " "Found entity 2: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder3_8.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836078 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8_testbench " "Found entity 2: decoder3_8_testbench" {  } { { "decoder3_8.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder3_8.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder2_4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836081 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder2_4.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836083 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_single.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_single " "Found entity 1: CPU_single" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836086 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_single_tb " "Found entity 2: CPU_single_tb" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_64_bit " "Found entity 1: and_64_bit" {  } { { "and_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/and_64_bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836088 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_64_bit_testbench " "Found entity 2: and_64_bit_testbench" {  } { { "and_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/and_64_bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/alustim.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836090 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(65) " "Verilog HDL warning at ALU_pass_add_sub.sv(65): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(66) " "Verilog HDL warning at ALU_pass_add_sub.sv(66): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pass_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_pass_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(85) " "Verilog HDL warning at ALU.sv(85): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(86) " "Verilog HDL warning at ALU.sv(86): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836095 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUmini " "Found entity 2: ALUmini" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64_bit " "Found entity 1: adder64_bit" {  } { { "adder64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder64_bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836097 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_bit_testbench " "Found entity 2: adder64_bit_testbench" {  } { { "adder64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder64_bit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_4_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_pc " "Found entity 1: adder_4_pc" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836100 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4_pc_tb " "Found entity 2: adder_4_pc_tb" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/D_FF.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2locmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg2locmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2locMux " "Found entity 1: reg2locMux" {  } { { "reg2locMux.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/reg2locMux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836105 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg2locMux_tb " "Found entity 2: reg2locMux_tb" {  } { { "reg2locMux.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/reg2locMux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836105 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control_unit.sv(35) " "Verilog HDL warning at ALU_control_unit.sv(35): extended using \"x\" or \"z\"" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836107 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control_unit.sv(93) " "Verilog HDL warning at ALU_control_unit.sv(93): extended using \"x\" or \"z\"" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669791836107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control_unit " "Found entity 1: ALU_control_unit" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836107 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_control_unit_tb " "Found entity 2: alu_control_unit_tb" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_control " "Found entity 1: CPU_control" {  } { { "CPU_control.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836109 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_control_tb " "Found entity 2: CPU_control_tb" {  } { { "CPU_control.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_control.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegister " "Found entity 1: flagRegister" {  } { { "flagRegister.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/flagRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "IF_ID_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/IF_ID_Reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836113 ""} { "Info" "ISGN_ENTITY_NAME" "2 IF_ID_Reg_tb " "Found entity 2: IF_ID_Reg_tb" {  } { { "IF_ID_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/IF_ID_Reg.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Reg " "Found entity 1: ID_EX_Reg" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669791836117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791836117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ID_EX_Reg " "Elaborating entity \"ID_EX_Reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669791836161 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registerOut\[287..277\] 0 ID_EX_Reg.sv(44) " "Net \"registerOut\[287..277\]\" at ID_EX_Reg.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1669791836188 "|ID_EX_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:ID_EX\[0\].dffs " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:ID_EX\[0\].dffs\"" {  } { { "ID_EX_Reg.sv" "ID_EX\[0\].dffs" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669791836209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[0\] GND " "Pin \"opcode_EX\[0\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[1\] GND " "Pin \"opcode_EX\[1\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[2\] GND " "Pin \"opcode_EX\[2\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[3\] GND " "Pin \"opcode_EX\[3\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[4\] GND " "Pin \"opcode_EX\[4\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[5\] GND " "Pin \"opcode_EX\[5\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[6\] GND " "Pin \"opcode_EX\[6\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[7\] GND " "Pin \"opcode_EX\[7\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[8\] GND " "Pin \"opcode_EX\[8\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[9\] GND " "Pin \"opcode_EX\[9\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_EX\[10\] GND " "Pin \"opcode_EX\[10\]\" is stuck at GND" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669791836820 "|ID_EX_Reg|opcode_EX[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1669791836820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669791836924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gering92/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/gering92/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791837142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669791837324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669791837324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "No output dependent on input pin \"opcode\[4\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "No output dependent on input pin \"opcode\[5\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[6\] " "No output dependent on input pin \"opcode\[6\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[7\] " "No output dependent on input pin \"opcode\[7\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[8\] " "No output dependent on input pin \"opcode\[8\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[9\] " "No output dependent on input pin \"opcode\[9\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[10\] " "No output dependent on input pin \"opcode\[10\]\"" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669791837429 "|ID_EX_Reg|opcode[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1669791837429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "854 " "Implemented 854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "289 " "Implemented 289 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669791837433 ""} { "Info" "ICUT_CUT_TM_OPINS" "288 " "Implemented 288 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669791837433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "277 " "Implemented 277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669791837433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669791837433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669791837471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:03:57 2022 " "Processing ended: Tue Nov 29 23:03:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669791837471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669791837471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669791837471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669791837471 ""}
