\t (00:00:37) allegro 16.6 S034 (v16-6-112CQ) Windows 32
\t (00:00:37)     Journal start - Wed Jul 17 10:22:03 2019
\t (00:00:37)         Host=DESKTOP-0CCQGI6 User=user Pid=1436 CPUs=4
\t (00:00:37) CmdLine= allegro.exe -p .
\t (00:00:37) 
\d (00:00:37) Design opened: C:/Users/user/Desktop/work/pcb_lib/psm/PBGA256_17.dra
\i (00:00:37) generaledit 
\i (00:01:44) prmed 
\i (00:01:45) setwindow form.prmedit
\i (00:01:45) FORM prmedit display_plated_holes YES 
\i (00:01:46) FORM prmedit display_non_plated_holes YES 
\i (00:01:47) FORM prmedit display_enhance YES 
\i (00:01:47) FORM prmedit display_endcaps YES 
\i (00:01:48) FORM prmedit display_thermal YES 
\i (00:01:48) FORM prmedit display_fat_rats YES 
\i (00:01:48) FORM prmedit waived_drc_on YES 
\i (00:01:49) FORM prmedit via_labels YES 
\i (00:01:50) FORM prmedit dp_driver_pins YES 
\i (00:01:50) FORM prmedit secondary_step_model YES 
\i (00:01:51) FORM prmedit done  
\i (00:01:51) setwindow pcb
\i (00:01:51) generaledit 
\i (00:02:41) new 
\e (00:02:41) Do you want to save the changes you made to PBGA256_17.dra?
\i (00:02:43) fillin menu_cancel 
\i (00:02:43) generaledit 
\i (00:02:46) new 
\e (00:02:46) Do you want to save the changes you made to PBGA256_17.dra?
\i (00:02:49) fillin no 
\i (00:03:05) newdrawfillin "PBGA256_17.dra" "Package Symbol (Wizard)"
\t (00:03:05) Starting new design...
\i (00:03:05) trapsize 411
\i (00:03:05) trapsize 411
\i (00:03:05) package symbol wizard 
\i (00:03:05) generaledit 
   (00:03:06) Loading cmds.cxt 
   (00:03:06) Loading axlcore.cxt 
\i (00:03:06) setwindow form.sym_wizard
\i (00:03:06) FORM sym_wizard plcc YES 
\i (00:03:06) FORM sym_wizard bga YES 
\i (00:03:07) FORM sym_wizard wiz_next  
\i (00:03:08) FORM sym_wizard load_template  
\t (00:03:08) Opening existing design...
\i (00:03:09) fillin yes 
\t (00:03:09) Grids are drawn 400, 400 apart for enhanced viewability.
\i (00:03:09) setwindow pcb
\i (00:03:09) trapsize 274
\d (00:03:09) Design opened: C:/Users/user/Desktop/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols/template/sym_template.dra
\i (00:03:10) setwindow form.sym_wizard
\i (00:03:10) FORM sym_wizard wiz_next  
\i (00:03:11) FORM sym_wizard pack_units Millimeter 
\i (00:03:13) FORM sym_wizard pack_units_create Millimeter 
\i (00:03:15) FORM sym_wizard wiz_next  
\i (00:03:17) FORM sym_wizard bga_md 16 
\i (00:03:23) FORM sym_wizard bga_me 16 
\i (00:03:23) FORM sym_wizard wiz_next  
\i (00:03:25) FORM sym_wizard wiz_next  
\i (00:03:27) FORM sym_wizard pga_ev 1.000 
\i (00:03:28) FORM sym_wizard pga_eh 1.000 
\i (00:03:29) FORM sym_wizard pga_width 17.200 
\i (00:03:33) FORM sym_wizard pga_len 17.200 
\i (00:03:33) FORM sym_wizard wiz_next  
\i (00:03:34) FORM sym_wizard default_pad_browse  
\i (00:03:56) fillin "My_Bga256_040"
\i (00:03:58) FORM sym_wizard wiz_next  
\i (00:03:58) FORM sym_wizard wiz_next  
\i (00:03:59) FORM sym_wizard wiz_finish  
\w (00:03:59) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:03:59) Grids are drawn 10.160, 10.160 apart for enhanced viewability.
\i (00:03:59) setwindow pcb
\i (00:03:59) trapsize 6965
\t (00:03:59) Performing DRC...
\t (00:03:59) No DRC errors detected.
\i (00:03:59) trapsize 6965
\i (00:03:59) trapsize 983
\i (00:03:59) trapsize 197
\i (00:03:59) trapsize 197
\i (00:04:01) fillin yes 
\i (00:04:01) fillin yes 
\t (00:04:01) Creating package symbol 'C:/Users/user/Desktop/work/pcb_lib/psm/pbga256_17.psm'.
\t (00:04:01) Starting Create symbol...
\i (00:04:02) generaledit 
\i (00:04:03) save 
\i (00:04:04) fillin yes 
\t (00:04:05) Symbol 'pbga256_17.psm' created.
\i (00:04:05) generaledit 
\i (00:04:15) prmed 
\i (00:04:16) setwindow form.prmedit
\i (00:04:16) FORM prmedit display_plated_holes YES 
\i (00:04:17) FORM prmedit display_non_plated_holes YES 
\i (00:04:18) FORM prmedit display_endcaps YES 
\i (00:04:19) FORM prmedit display_thermal YES 
\i (00:04:19) FORM prmedit display_enhance YES 
\i (00:04:20) FORM prmedit display_fat_rats YES 
\i (00:04:20) FORM prmedit waived_drc_on YES 
\i (00:04:21) FORM prmedit via_labels YES 
\i (00:04:21) FORM prmedit dp_driver_pins YES 
\i (00:04:22) FORM prmedit secondary_step_model YES 
\i (00:04:23) FORM prmedit done  
\i (00:04:23) setwindow pcb
\i (00:04:23) generaledit 
\i (00:04:24) zoom in 1 
\i (00:04:24) setwindow pcb
\i (00:04:24) zoom in -5.530 4.693
\i (00:04:24) trapsize 98
\i (00:04:24) zoom in 1 
\i (00:04:24) setwindow pcb
\i (00:04:24) zoom in -5.530 4.693
\i (00:04:24) trapsize 49
\i (00:04:25) zoom out 1 
\i (00:04:25) setwindow pcb
\i (00:04:25) zoom out -4.970 4.428
\i (00:04:25) trapsize 98
\i (00:04:25) zoom out 1 
\i (00:04:26) setwindow pcb
\i (00:04:26) zoom out -4.969 4.427
\i (00:04:26) trapsize 197
\i (00:04:27) save 
\i (00:04:29) fillin yes 
\t (00:04:29) Symbol 'pbga256_17.psm' created.
\i (00:04:29) generaledit 
\i (00:04:51) zoom in 1 
\i (00:04:51) setwindow pcb
\i (00:04:51) zoom in 1.560 6.984
\i (00:04:51) trapsize 98
\i (00:04:55) zoom out 1 
\i (00:04:55) setwindow pcb
\i (00:04:55) zoom out 6.575 6.277
\i (00:04:55) trapsize 197
\i (00:04:55) zoom out 1 
\i (00:04:55) setwindow pcb
\i (00:04:55) zoom out 6.575 6.277
\i (00:04:55) trapsize 416
\i (00:04:55) zoom in 1 
\i (00:04:55) setwindow pcb
\i (00:04:55) zoom in 7.422 4.245
\i (00:04:55) trapsize 208
\i (00:04:56) zoom in 1 
\i (00:04:56) setwindow pcb
\i (00:04:56) zoom in 0.220 4.037
\i (00:04:56) trapsize 104
\i (00:04:56) zoom in 1 
\i (00:04:56) setwindow pcb
\i (00:04:56) zoom in 0.220 4.037
\i (00:04:56) trapsize 52
\i (00:04:56) zoom in 1 
\i (00:04:56) setwindow pcb
\i (00:04:56) zoom in 0.220 4.037
\i (00:04:56) trapsize 26
\i (00:04:57) zoom in 1 
\i (00:04:57) setwindow pcb
\i (00:04:57) zoom in 0.221 4.038
\i (00:04:57) trapsize 13
\i (00:04:57) zoom in 1 
\i (00:04:57) setwindow pcb
\i (00:04:57) zoom in 0.221 4.038
\i (00:04:57) trapsize 6
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 0.221 4.038
\i (00:04:58) trapsize 13
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 0.222 4.038
\i (00:04:58) trapsize 26
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 0.222 4.037
\i (00:04:58) trapsize 52
\i (00:04:59) zoom out 1 
\i (00:04:59) setwindow pcb
\i (00:04:59) zoom out 0.223 4.038
\i (00:04:59) trapsize 104
\i (00:04:59) zoom out 1 
\i (00:04:59) setwindow pcb
\i (00:04:59) zoom out 0.223 4.038
\i (00:04:59) trapsize 208
\i (00:05:00) zoom in 1 
\i (00:05:00) setwindow pcb
\i (00:05:00) zoom in -0.693 -3.410
\i (00:05:00) trapsize 104
\i (00:05:01) zoom out 1 
\i (00:05:01) setwindow pcb
\i (00:05:01) zoom out -0.693 -3.410
\i (00:05:01) trapsize 208
\i (00:05:07) open 
\i (00:05:10) fillin "PBGA256_27.dra"
\t (00:05:10) Opening existing design...
\i (00:05:10) trapsize 327
\d (00:05:10) Design opened: C:/Users/user/Desktop/work/pcb_lib/psm/PBGA256_27.dra
\i (00:05:10) generaledit 
\i (00:05:15) zoom in 1 
\i (00:05:15) setwindow pcb
\i (00:05:15) zoom in -4.386 6.713
\i (00:05:15) trapsize 163
\i (00:05:16) zoom in 1 
\i (00:05:16) setwindow pcb
\i (00:05:16) zoom in -4.386 6.713
\i (00:05:16) trapsize 82
\i (00:05:16) zoom out 1 
\i (00:05:16) setwindow pcb
\i (00:05:16) zoom out -4.385 6.714
\i (00:05:16) trapsize 163
\i (00:05:16) zoom out 1 
\i (00:05:16) setwindow pcb
\i (00:05:16) zoom out -4.386 6.713
\i (00:05:16) trapsize 327
\i (00:05:16) zoom out 1 
\i (00:05:16) setwindow pcb
\i (00:05:16) zoom out -4.386 6.714
\i (00:05:16) trapsize 653
\i (00:05:17) zoom in 1 
\i (00:05:17) setwindow pcb
\i (00:05:17) zoom in 5.884 18.682
\i (00:05:17) trapsize 327
\i (00:05:17) zoom in 1 
\i (00:05:17) setwindow pcb
\i (00:05:17) zoom in -18.822 -1.960
\i (00:05:17) trapsize 163
\i (00:05:37) pick grid 5.772 1.633
\t (00:05:37) last pick:  5.080 2.540
\i (00:05:42) new 
\i (00:05:48) newdrawfillin "PBGA256_27.dra" "Package Symbol (Wizard)"
\t (00:05:48) Starting new design...
\i (00:05:48) trapsize 653
\i (00:05:48) trapsize 653
\i (00:05:48) package symbol wizard 
\i (00:05:48) generaledit 
\i (00:05:50) setwindow form.sym_wizard
\i (00:05:50) FORM sym_wizard bga YES 
\i (00:05:50) FORM sym_wizard wiz_next  
\i (00:05:52) FORM sym_wizard load_template  
\t (00:05:52) Opening existing design...
\i (00:05:52) fillin yes 
\t (00:05:52) Grids are drawn 400, 400 apart for enhanced viewability.
\i (00:05:52) setwindow pcb
\i (00:05:52) trapsize 274
\d (00:05:52) Design opened: C:/Users/user/Desktop/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols/template/sym_template.dra
\i (00:05:53) setwindow form.sym_wizard
\i (00:05:53) FORM sym_wizard wiz_next  
\i (00:05:54) FORM sym_wizard pack_units Millimeter 
\i (00:05:57) FORM sym_wizard pack_units_create Millimeter 
\i (00:05:58) FORM sym_wizard wiz_next  
\i (00:06:01) FORM sym_wizard bga_md 20 
\i (00:06:02) FORM sym_wizard bga_me 20 
\i (00:06:02) FORM sym_wizard pin_circumference YES 
\i (00:06:04) FORM sym_wizard pin_circ_outer_levels 4 
\i (00:06:04) FORM sym_wizard pin_circ_inner_levels 0 
\i (00:06:05) FORM sym_wizard wiz_next  
\i (00:06:07) FORM sym_wizard wiz_next  
\i (00:06:23) FORM sym_wizard pga_ev 1.270 
\i (00:06:24) FORM sym_wizard pga_eh 1.270 
\i (00:06:34) FORM sym_wizard pga_width 27.200 
\i (00:06:36) FORM sym_wizard pga_len 27.200 
\i (00:06:36) FORM sym_wizard wiz_next  
\i (00:06:59) FORM sym_wizard default_pad_browse  
\i (00:07:04) fillin "Pad31cir21d"
\i (00:07:05) FORM sym_wizard wiz_next  
\i (00:07:06) FORM sym_wizard wiz_next  
\i (00:07:07) FORM sym_wizard wiz_finish  
\w (00:07:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:07:07) Grids are drawn 10.160, 10.160 apart for enhanced viewability.
\i (00:07:07) setwindow pcb
\i (00:07:07) trapsize 6965
\t (00:07:07) Performing DRC...
\t (00:07:07) No DRC errors detected.
\w (00:07:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (00:07:07) trapsize 6965
\i (00:07:07) trapsize 1966
\i (00:07:07) trapsize 393
\i (00:07:07) trapsize 393
\i (00:07:08) fillin yes 
\i (00:07:09) fillin yes 
\t (00:07:09) Creating package symbol 'C:/Users/user/Desktop/work/pcb_lib/psm/pbga256_27.psm'.
\t (00:07:09) Starting Create symbol...
\i (00:07:09) generaledit 
\i (00:10:12) pick grid 18.484 2.449
\t (00:10:12) last pick:  17.780 2.540
\i (00:10:18) prmed 
\i (00:10:20) setwindow form.prmedit
\i (00:10:20) FORM prmedit display_plated_holes YES 
\i (00:10:20) FORM prmedit display_non_plated_holes YES 
\i (00:10:21) FORM prmedit display_enhance YES 
\i (00:10:21) FORM prmedit display_endcaps YES 
\i (00:10:22) FORM prmedit display_thermal YES 
\i (00:10:22) FORM prmedit display_fat_rats YES 
\i (00:10:23) FORM prmedit waived_drc_on YES 
\i (00:10:23) FORM prmedit via_labels YES 
\i (00:10:23) FORM prmedit dp_driver_pins YES 
\i (00:10:24) FORM prmedit secondary_step_model YES 
\i (00:10:25) FORM prmedit done  
\i (00:10:25) setwindow pcb
\i (00:10:25) generaledit 
\i (00:10:32) reports 
\i (00:10:33) generaledit 
\i (00:10:43) replace padstack 
\i (00:10:46) pick grid 12.191 11.966
\t (00:10:46) last pick:  12.700 12.700
\i (00:10:48) setwindow form.mini
\i (00:10:48) FORM mini newname_browse  
\t (00:10:53) No valid name selected.
\i (00:10:55) fillin "My_Bga256_060"
\i (00:10:58) FORM mini replace  
\i (00:10:59) setwindow pcb
\i (00:10:59) zoom in 1 
\i (00:10:59) setwindow pcb
\i (00:10:59) zoom in -3.698 10.865
\i (00:10:59) trapsize 197
\i (00:10:59) zoom in 1 
\i (00:10:59) setwindow pcb
\i (00:10:59) zoom in -3.698 10.787
\i (00:10:59) trapsize 98
\i (00:11:00) zoom out 1 
\i (00:11:00) setwindow pcb
\i (00:11:00) zoom out -7.217 11.239
\i (00:11:00) trapsize 197
\i (00:11:00) zoom out 1 
\i (00:11:00) setwindow pcb
\i (00:11:00) zoom out -7.218 11.240
\i (00:11:00) trapsize 393
\i (00:11:01) save 
\t (00:11:01) Performing DRC...
\t (00:11:01) No DRC errors detected.
\i (00:11:03) fillin yes 
\t (00:11:03) Symbol 'pbga256_27.psm' created.
\i (00:11:03) generaledit 
\i (00:11:09) zoom in 1 
\i (00:11:09) setwindow pcb
\i (00:11:09) zoom in -10.620 8.958
\i (00:11:09) trapsize 197
\i (00:11:09) zoom in 1 
\i (00:11:09) setwindow pcb
\i (00:11:09) zoom in -10.620 8.958
\i (00:11:09) trapsize 98
\i (00:11:09) zoom in 1 
\i (00:11:09) setwindow pcb
\i (00:11:09) zoom in -10.620 8.958
\i (00:11:09) trapsize 49
\i (00:11:09) zoom in 1 
\i (00:11:09) setwindow pcb
\i (00:11:09) zoom in -10.600 8.958
\i (00:11:09) trapsize 25
\i (00:11:10) zoom out 1 
\i (00:11:10) setwindow pcb
\i (00:11:10) zoom out -10.590 8.821
\i (00:11:10) trapsize 49
\i (00:11:10) zoom out 1 
\i (00:11:10) setwindow pcb
\i (00:11:10) zoom out -10.580 8.742
\i (00:11:10) trapsize 98
\i (00:11:10) zoom out 1 
\i (00:11:10) setwindow pcb
\i (00:11:10) zoom out -10.580 8.723
\i (00:11:10) trapsize 197
\i (00:11:10) zoom out 1 
\i (00:11:10) setwindow pcb
\i (00:11:10) zoom out -9.911 11.398
\i (00:11:10) trapsize 393
\i (00:11:11) zoom in 1 
\i (00:11:11) setwindow pcb
\i (00:11:11) zoom in 16.989 4.162
\i (00:11:11) trapsize 197
\i (00:11:11) zoom in 1 
\i (00:11:11) setwindow pcb
\i (00:11:11) zoom in 16.596 4.083
\i (00:11:11) trapsize 98
\i (00:11:12) zoom out 1 
\i (00:11:12) setwindow pcb
\i (00:11:12) zoom out 16.557 4.083
\i (00:11:12) trapsize 197
\i (00:11:12) zoom out 1 
\i (00:11:12) setwindow pcb
\i (00:11:12) zoom out 7.669 1.645
\i (00:11:12) trapsize 393
\i (00:11:22) exit 
\t (00:11:22)     Journal end - Wed Jul 17 10:32:48 2019
