Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_merlin_axi_translator_0.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_merlin_axi_translator_0 --family="Arria 10" --part=10AS066N3F40E2SG
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_wdata[512] of type wdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_wstrb[64] of type wstrb must have width [4, 8]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_rdata[512] of type rdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_wdata[512] of type wdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_wstrb[64] of type wstrb must have width [4, 8]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_rdata[512] of type rdata must have width [32, 64]
Error: qsys-generate failed with exit code 3: 6 Errors, 0 Warnings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_merlin_axi_translator_0.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_merlin_axi_translator_0 --family="Arria 10" --part=10AS066N3F40E2SG
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_wdata[512] of type wdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_wstrb[64] of type wstrb must have width [4, 8]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.m0: Signal m0_rdata[512] of type rdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_wdata[512] of type wdata must have width [32, 64]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_wstrb[64] of type wstrb must have width [4, 8]
Error: ghrd_10as066n2_merlin_axi_translator_0.merlin_axi_translator_0.s0: Signal s0_rdata[512] of type rdata must have width [32, 64]
Error: qsys-generate failed with exit code 3: 6 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
