<p><u>Results</u></p><p>Symphony HW Arch 0.7 milestone achieved!</p><p> </p><p><u>Highlights</u></p><p>Ted Hong joins the SW team in Campbell.</p><p>Concerto RevC (CHI) formal verification passing coherency checks on Configs 1 and 2.</p><p> </p><p><u>Lowlights</u></p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Completed all reviews and approved HW Arch 0.7 milestone!</li><li>Finalized Symphony HW System Architecture Specification v0.7</li><li>Completed initial SW Arch (Maestro) v0.5 specification and addressed first round of feedback.</li><li>HW 0.7 / SW 0.5 Schedule progress: 64 of 68 tasks completed.  Remaining deferred to 0.9.</li></ul></ul></ul><p> </p><p> </p><p> </p><p> </p><ul><ul><li>Ncore3.0 / Sonata</li></ul></ul><ul><ul><ul><li>Oski Interlock:</li><ul><li>Coherency checks passing on Configs 1 and 2.  Updating atomics for 1, 2 and 3.</li></ul><li>Working through Architectural opens to enable the Micro-architecture, Verification and SW teams.</li><ul><li>Credit management, ordering requirements, CSR and error propagation.</li><li>Good progress on finalizing ordering requirements.</li></ul></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Project Angelo for Ncore v2.2 performance modeling in full swing.</li><ul><li>Finalizing format and content of csv file to enable parameter passing between Conductor and PA.</li><li>Aligning on API and interfaces between C++ model and PA for system integration.</li></ul><li>Delivered Piano2.2_rc10 to support final release.</li><li>Ncore 3.0 detailed planning of sprints underway.</li></ul><li>Symphony</li><ul><li>Maestro GUI : continue to advance use-case mock-ups.</li><li>Completed initial draft of Maestro SW Specification v0.5 and addressed feedback from first review.</li></ul></ul></ul><ul><li>Piano v2.2</li><ul><li>FlexNoC v3.5.3_rc2 with Auto-pipe fixes under test with Piano2.2_rc10.</li><li>Fixed few items based on additional NXP feedback from CAE and will roll into Piano2.2_rc11.</li><li>Held second full release review.  Need to schedule review of space/gate delay approach.</li><li>Expected release date now Nov 13, 2017.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new issues sourced since release.</li></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>All module micro arch in progress</li><ul><li>CCP micro arch initial review done.</li><li>DMI / DII  initial review this week</li><li>CHI-AIU initial review later this week</li></ul><li>Key Deliverables</li><ul><li>tACHL initial Lib complete à DONE!  (initial phase to enable 3.0 without verification)</li><li>Ncore 3.0 detailed schedule à 06/30  Now 10/31/2017 given late closure of scope definition and Perf Modeling impacts.</li><li>Ncore 3.0 Micro Arch complete à 09/30  tACHL coding underway.  Final Micro-architecture complete 10/20 when Arch opens closed.</li><li>CHI-E BFM - 08/15 expected bring up completion.  In progress.</li><li>CHI-E testbench - 08/31 expected bring up completion. In progress.</li><li>DMI scoreboard review - 07/19 expected completion.   Will be re-written.</li><li>DMI stimulus upgrades - 08/10 expected completion. Will be re-written.</li></ul></ul></ul><p> </p><ul><li>NC-LLC (CodaCache)</li><ul><li>Micro Arch review done, will incorporate feedback and have a review next week. </li><li>Oski verification engaging and ramping.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>Finalizing format and content of csv file to enable parameter passing between Conductor and PA.</li><li>Aligning on API and interfaces between C++ model and PA for system integration.</li><li>Developing C++ stand-alone system verification environment (target readiness 10/20).</li></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>Completed Config #3 PPA analysis and summarized results for reviews.</li><li>Participated in all HW Arch 0.7 reviews in Campbell.  Several additional technical discussions held to align on micro-architecture, verification and SW coordination for transition to development focus in Q4.</li><li>Arch 0.7 milestone achieved!</li></ul></ul><ul><ul><li>Performance</li><ul><li>Sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186</a></li><li>Completed all necessary analysis to enable a high quality HW Arch 0.7 milestone.</li><li>Continuing to work on integrating memory scheduler for end-to-end QoS analysis for Rev 0.9.</li></ul><li>Design</li><ul><li>uArch: Completed Config#3 PPA analysis.</li><li>uArch: Finalized priorities for micro-architecture to achieve uArch 0.7 in Q4’17.</li></ul><li>Verification</li><ul><li>Held several productive discussions in Campbell between Ncore/Symphony verification team and across HW/Verif/SW.</li><li>Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17 (<strong>DONE</strong>)</li><li>Verification strategy by August 17 (<strong>DONE</strong>)</li><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  <strong>Done 10/13/2017</strong>.</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>1 Logic accept, 2 offers declined.  Sourcing new candidates with Keith for second position.</li><li>2 DV now on board and 1 Formal candidate accepted offer.</li></ul></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Providing leadership and support for Ncore Performance modeling for MobileEye with team.</li><li>Arranged to get 2 Platform Architect licenses for engineering team to enable perf modeling effort.</li><li>Drove Piano v2.2 release reviews.</li><li>Coordinated and participated in HW Arch 0.7 reviews and Maestro SW 0.5 specification review.</li><li>Finalized plan with Stephane for Jama.</li><li>Worked with Amy to deliver draft of consulting agreement to Federico.</li><li>Participated in CCIX discussion with Cadence.</li><li>Discussed DARPA project for Topology Synthesis with Charlie / Ty.</li><li>Investigating possible usage of Spyglass DFT based on Toshiba inquiry.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q1’18 and full release Q2’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  <strong>HW Rev0.7</strong>/SW Rev0.5 by 9/30/2017.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/13/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on NXP, Auto-pipe issue, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 Done 10/13/2017. </strong> Rev0.9 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on scope and Ncore perf model impacts.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>November Austin 10/31 – 11/3 to visit team and attend ArterisIP Q4 Board Meeting.</p><p> </p><p> </p>