{"vcs1":{"timestamp_begin":1745739672.874875649, "rt":0.61, "ut":0.16, "st":0.27}}
{"vcselab":{"timestamp_begin":1745739673.584692410, "rt":0.97, "ut":0.27, "st":0.53}}
{"link":{"timestamp_begin":1745739674.641405394, "rt":3.11, "ut":0.11, "st":2.72}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745739672.085907836}
{"VCS_COMP_START_TIME": 1745739672.085907836}
{"VCS_COMP_END_TIME": 1745739678.261591924}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 568816}}
{"stitch_vcselab": {"peak_mem": 568878}}
