Metadata-Version: 2.1
Name: syn-magia
Version: 0.1.0a2
Summary: ...
License: LICENSE
Author: khwong-c64
Author-email: kin.hin.wong.c@gmail.com
Requires-Python: >=3.9,<4.0
Classifier: Development Status :: 3 - Alpha
Classifier: License :: OSI Approved :: MIT License
Classifier: License :: Other/Proprietary License
Classifier: Programming Language :: Python
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3.9
Classifier: Programming Language :: Python :: 3.10
Classifier: Programming Language :: Python :: 3.11
Classifier: Programming Language :: Python :: 3
Description-Content-Type: text/markdown

# Magia

## Description
Magia generates Synthesizable SystemVerilog in pythonic syntax.

It is a Domain Specific Language build on top Python. 
**BUT NOT** a High Level Synthesis (HLS) framework, which compile arbitrary Python code into HDL.

## Installation

```bash
pip install syn-magia --pre
```

## Examples

Magia generates Synthesizable SystemVerilog code with the following command:

Refer the [Syntax Documentation](docs/syntax.md) for more details.

```python
from magia import Module


# Define a module
class TopLevel(Module):
    def __init__(self, feature, size_, **kwargs):
        super().__init__(**kwargs)
        ...


# Specialize the module
top = TopLevel(feature="cached", size_=16, name="TopModule")

# Elaborate SystemVerilog code
result = Module.elaborate(top)

# Obtain SystemVerilog code
sv_code_of_top = result["TopModule"]

# Write SystemVerilog code of all modules to a file
with open("All.sv", "w") as f:
    f.write("\n".join(result.values()))

```
