#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 14 13:53:57 2025
# Process ID: 50389
# Current directory: /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V
# Command line: vivado
# Log file: /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/vivado.log
# Journal file: /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/vivado.jou
# Running On: mingzhenjia-OMEN-by-HP-Gaming-Laptop-16-wf0xxx, OS: Linux, CPU Frequency: 3483.152 MHz, CPU Physical cores: 14, Host memory: 16445 MB
#-----------------------------------------------------------
start_gui
open_project {/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.xpr}
update_compile_order -fileset sources_1
close_project
open_project /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/DRAM/DRAM.xci]
export_ip_user_files -of_objects [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/DRAM/DRAM.xci] -directory /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files/sim_scripts -ip_user_files_dir /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files -ipstatic_source_dir /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/modelsim} {questa=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/questa} {xcelium=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/xcelium} {vcs=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/vcs} {riviera=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/IROM/IROM.xci]
export_ip_user_files -of_objects [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/ip/IROM/IROM.xci] -directory /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files/sim_scripts -ip_user_files_dir /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files -ipstatic_source_dir /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/modelsim} {questa=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/questa} {xcelium=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/xcelium} {vcs=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/vcs} {riviera=/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/tb_uart_behav.wcfg
open_wave_config /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/tb_top_behav.wcfg
source tb_riscv.tcl
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_riscv/uut/clk}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_riscv/uut/rst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_riscv/uut/pc}} 
